STA328 datasheet(17/41 Pages) STMICROELECTRONICS

17 / 41 page

17/41

STA328

Table 12. DDX® Output Modes

7.4.2

5.3.2DDX® Variable Compensating Pulse Size

The DDX® variable compensating pulse size is intended to adapt to different power stage ICs. Contact

Apogee applications for support when deciding this function.

Table 13. DDX® Compensating Pulse

7.5 Configuration Register D (Address 03h)

7.5.1

High-Pass Filter Bypass

The STA328 features an internal digital high-pass filter for the purpose of DC Blocking. The purpose of

this filter is to prevent DC signals from passing through a DDX® amplifier. DC signals can cause speaker

damage.

7.5.2

De-Emphasis

By setting this bit to HIGH, or one (1), de-emphasis will implemented on all channels. DSPB (DSP Bypass,

Bit D2, CFA) bit must be set to 0 for De-emphasis to function.

OM (1,0)

Output Stage – Mode

Not Used

DDX-2060/2100/2160

Variable Compensation

CSZ (4…0)

Compensating Pulse Size

00000

0 Clock period Compensating Pulse Size

00001

1 Clock period Compensating Pulse Size

……

10000

16 Clock period Compensating Pulse Size

……

11111

31 Clock period Compensating Pulse Size

MME

ZDE

DRC

BQL

PSL

DSPB

DEMP

HPB

BIT

R/W

RST

NAME

DESCRIPTION

R/W

HPB

High-Pass Filter Bypass Bit.

0 – AC Coupling High Pass Filter Enabled

1 – AC Coupling High Pass Filter Disabled

BIT

R/W

RST

NAME

DESCRIPTION

R/W

DEMP

De-emphasis:

0 – No De-emphasis

1 – De-emphasis

STA328 Arkusz danych(PDF) 17 Page - STMicroelectronics

STA328 Arkusz danych(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Arkusz danych Pobierz

Link URL