Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ST7SCR Arkusz danych(PDF) 81 Page - STMicroelectronics

Numer części ST7SCR
Szczegółowy opis  8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7SCR Arkusz danych(HTML) 81 Page - STMicroelectronics

Back Button ST7SCR_07 Datasheet HTML 77Page - STMicroelectronics ST7SCR_07 Datasheet HTML 78Page - STMicroelectronics ST7SCR_07 Datasheet HTML 79Page - STMicroelectronics ST7SCR_07 Datasheet HTML 80Page - STMicroelectronics ST7SCR_07 Datasheet HTML 81Page - STMicroelectronics ST7SCR_07 Datasheet HTML 82Page - STMicroelectronics ST7SCR_07 Datasheet HTML 83Page - STMicroelectronics ST7SCR_07 Datasheet HTML 84Page - STMicroelectronics ST7SCR_07 Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 101 page
background image
ST7SCR
81/101
14.3 SUPPLY AND RESET CHARACTERISTICS
(T = 0 to +70oC, VDD - VSS = 5.5V unless otherwise specified)
Note 1 : Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results,
not tested.
14.4 CLOCK AND TIMING CHARACTERISTICS
14.4.1 General Timings
(Operating conditions T
A = 0 to +70°C unless otherwise specified)
*
∆t
INST is the number of tCPU to finish the current instruction execution.
14.4.2 External Clock Source
Notes:
1. Data based on typical application software.
2. Time measured between interrupt event and interrupt vector fetch.
∆t
c(INST) is the number of tCPU cycles needed to finish
the current instruction execution.
3. Data based on design simulation and/or technology characteristics, not tested in production.
LOW VOLTAGE DETECTOR AND SUPERVISOR (LVDS)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIT+
Reset release threshold
(VDD rising)
3.7
3.9
V
VIT-
Reset generation threshold
(VDD falling)
3.3
3.5
V
Vhys
Hysteresis VIT+ - VIT-
1)
200
mV
VtPOR
VDD rise time rate
1)
20
ms/V
Symbol
Parameter
Conditions
Min
Typ 1)
Max
Unit
tc(INST)
Instruction cycle time
23
12
tCPU
fCPU=4MHz
500
750
3000
ns
tv(IT)
Interrupt reaction time 2)
tv(IT) = ∆tc(INST) + 10
10
22
tCPU
fCPU=4MHz
2.5
5.5
µs
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VOSCINH
OSCIN input pin high level voltage
see Figure 40
0.7xVDD
VDD
V
VOSCINL
OSCIN input pin low level voltage
VSS
0.3xVDD
tw(OSCINH)
tw(OSCINL)
OSCIN high or low time 3)
15
ns
tr(OSCIN)
tf(OSCIN)
OSCIN rise or fall time 3)
15
IL
OSCx Input leakage current
VSS≤VIN≤VDD
±1
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com