ST7SCR_07 datasheet(23/101 Pages) STMICROELECTRONICS

23 / 101 page

ST7SCR

23/101

6.2 RESET SEQUENCE MANAGER (RSM)

6.2.1 Introduction

The reset sequence manager has two reset sourc-

es:

■ Internal LVD reset (Low Voltage Detection)

which includes both a power-on and a voltage

drop reset

■ Internal

watchdog reset generated by an

internal watchdog counter underflow as shown

in Figure 16.

6.2.2 Functional Description

The reset service routine vector is fixed at ad-

dresses FFFEh-FFFFh in the ST7 memory map.

The basic reset sequence consists of 3 phases as

shown in Figure 15:

■ A first delay of 30µs + 127 tCPU cycles during

which the internal reset is maintained.

■ A second delay of 512 tCPU cycles after the

internal reset is generated. It allows the

oscillator to stabilize and ensures that recovery

has taken place from the Reset state.

■ Reset vector fetch (duration: 2 clock cycles)

Low Voltage Detector

The low voltage detector generates a reset when

VDD<VIT+ (rising edge) or VDD<VIT- (falling edge),

as shown in Figure 15.

The LVD filters spikes on VDD larger than tg(VDD) to

avoid parasitic resets. See “SUPPLY AND RESET

CHARACTERISTICS” on page 81.

Note: It is recommended to make sure that the

VDD supply voltage rises monotonously when the

device is exiting from Reset, to ensure the applica-

tion functions properly.

Figure 15. LVD RESET Sequence

DELAY 1

RUN

LVD

RESET

FETCH VECTOR (2 tCPU)

DELAY 2

LVD

RESET

INTERNAL

RESET

DELAY 1 = 30µs + 127 tCPU

DELAY 2 = 512 tCPU

VDD

VIT+

VIT-

ST7SCR Arkusz danych(PDF) 23 Page - STMicroelectronics

ST7SCR Arkusz danych(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL