ST7SCR datasheet(57/101 Pages) STMICROELECTRONICS

57 / 101 page

ST7SCR

57/101

12.4 SMARTCARD INTERFACE (CRD)

12.4.1 Introduction

The Smartcard Interface (CRD) provides all the re-

quired signals for acting as a smartcard interface

device.

The interface is electrically compatible with (and

certifiable to) the ISO7816, EMV, GSM and WHQL

standards.

Both synchronous (e.g. memory cards) and asyn-

chronous smartcards (e.g. microprocessor cards)

are supported.

The CRD generates the required voltages to be

applied to the smartcard lines.

The power-off sequence is managed by the CRD.

Card insertion or card removal is detected by the

CRD using a card presence switch connected to

the external CRDDET pin. If a card is removed, the

CRD automatically deactivates the smartcard us-

ing the ISO7816 deactivation sequence.

An maskable interrupt is generated when a card is

inserted or removed.

Any malfunction is reported to the microcontroller

via the Smartcard Interrupt Pending Register

(CRDIPR) and Smartcard Status (CRDSR) Regis-

ters.

12.4.2 Main features

■ Support for ISO 7816-3 standard

■ Character mode

■ 1 transmit buffer and 1 receive buffer

■ 4-Mhz fixed card clock

■ 11-bit etu (elementary time unit) counter

■ 9-bit guardtime counter

■ 24-bit general purpose waiting time counter

■ Parity generation and checking

■ Automatic character repetition on parity error

detection in transmission mode

■ Automatic retry on parity error detection in

reception mode

■ Card

power-off

deactivation

sequence

generation

■ Manual mode for driving the card I/O directly for

synchronous protocols

12.4.3 Functional Description

Figure 31 gives an overview of the smartcard inter-

face.

Figure 31. Smartcard Interface Block Diagram

CLK

SEL

CRD

CLK

CRDCCR

CRD

CRD CRD

RST VCC

CRD

CRDIO

CRDC4

CRDC8

CRDRST

CRDCLK

CRDDET

UART SHIFT REGISTER

CRDRXB

CRDTXB

UART RECEIVE BUFFER

UART TRANSMIT BUFFER

CARD DETECTION

CARD INSERTION/

CRDVCC

POWER-OFF LOGIC

CLOCK

CONTROL

UART BIT

11-BIT

4 MHz

ETU COUNTER

9-BIT GUARDTIME COUNTER

24-BIT WAITING TIME COUNTER

PARITY GENERATION/CHECKING

COMMUNICATIONS CONTROL

CRD INTERRUPT

LOGIC

REMOVAL INTERRUPT

ST7SCR Arkusz danych(PDF) 57 Page - STMicroelectronics

ST7SCR Arkusz danych(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL