MSC8103SLASHD datasheet(37/104 Pages) FREESCALE

37 / 104 page

CPM Ports

MSC8103 Network Digital Signal Processor, Rev. 11

Freescale Semiconductor

1-33

1.6.4

Port D Signals

Table 1-10.

Port D Signals

Name

Dedicated

I/O Data

Direction

Description

General-

Purpose I/O

Peripheral Controller:

Dedicated I/O

Protocol

PD31

SCC1: RXD

DMA: DRACK1

DMA: DONE1

Input

Output

Input/ Output

SCC1: Receive Data

SCC1 receives serial data from RXD.

DMA: Data Request Acknowledge 1

DACK1, DREQ1, DRACK1, and DONE1 belong to the SIU DMA

controller. DONE1 and DRACK1 are signals on the same pin and

therefore cannot be used simultaneously. There are two sets of DMA

pins associated with the PIO ports.

DMA: Done 1

DACK1, DREQ1, DRACK1, and DONE1 belong to the SIU DMA

controller. DONE1 and DRACK1 are signals on the same pin and

therefore cannot be used simultaneously. There are two sets of DMA

pins associated with the PIO ports.

PD30

SCC1: TXD

DMA: DRACK2

DMA: DONE2

Output

Input/ Output

SCC1: Transmit Data

SCC1 transmits serial data out of TXD.

DMA: Data Request Acknowledge 2

DACK2, DREQ2, DRACK2, and DONE2 belong to the SIU DMA

controller. DONE2 and DRACK2 are signals on the same pin and

therefore cannot be used simultaneously. There are two sets of DMA

pins associated with the PIO ports.

DMA: Done 2

DACK2, DREQ2, DRACK2, and DONE2 belong to the SIU DMA

controller. DONE2 and DRACK2 are signals on the same pin and

therefore cannot be used simultaneously. There are two sets of DMA

pins associated with the PIO ports.

PD29

SCC1: RTS, TENA

FCC1: RXADDR3

UTOPIA master

FCC1: RXADDR3

UTOPIA slave

FCC1: RXCLAV2

UTOPIA multi-PHY master, direct

polling

Output

Input

SCC1: Request to Send, Transmit Enable

Typically used in conjunction with CD supported by SCC2. The

MSC8103 SCC1 transmitter requests the receiver to send data by

asserting RTS low. The request is accepted when CTS is returned low.

TENA is the signal used in Ethernet mode.

FCC1: UTOPIA Multi-PHY Master Receive Address Bit 3

This is master receive address bit 3.

FCC1: UTOPIA Slave Receive Address Bit 3

This is slave receive address bit 3.

FCC1: UTOPIA Multi-PHY Master Receive Cell Available 2 Direct

Polling

Asserted by an external PHY when one complete ATM cell is available

for transfer.

MSC8103/D Arkusz danych(PDF) 37 Page - Freescale Semiconductor, Inc

MSC8103/D Arkusz danych(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL