Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

PSD4235G2 Arkusz danych(PDF) 76 Page - STMicroelectronics

Numer części PSD4235G2
Szczegółowy opis  Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD4235G2 Arkusz danych(HTML) 76 Page - STMicroelectronics

Back Button PSD4235G2 Datasheet HTML 72Page - STMicroelectronics PSD4235G2 Datasheet HTML 73Page - STMicroelectronics PSD4235G2 Datasheet HTML 74Page - STMicroelectronics PSD4235G2 Datasheet HTML 75Page - STMicroelectronics PSD4235G2 Datasheet HTML 76Page - STMicroelectronics PSD4235G2 Datasheet HTML 77Page - STMicroelectronics PSD4235G2 Datasheet HTML 78Page - STMicroelectronics PSD4235G2 Datasheet HTML 79Page - STMicroelectronics PSD4235G2 Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 89 page
background image
PSD4235G2
76/89
Table 65. Read Timing
Note: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals.
2. RD and PSEN have the same timing.
3. Any input used to select an internal PSD function.
4. In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port.
5. RD timing has the same timing as DS, LDS, and UDS signals.
Symbol
Parameter
Conditions
-70
-90
Turbo
Off
Unit
Min
Max
Min
Max
tLVLX
ALE or AS Pulse Width
15
20
ns
tAVLX
Address Setup Time
(Note 3)
46
ns
tLXAX
Address Hold Time
(Note 3)
78
ns
tAVQV
Address Valid to Data Valid
(Note 3)
70
90
+ 12
ns
tSLQV
CS Valid to Data Valid
75
100
ns
tRLQV
RD to Data Valid 8-Bit Bus
(Note 5)
24
32
ns
RD or PSEN to Data Valid
8-Bit Bus, 8031, 80251
(Note 2)
31
38
ns
tRHQX
RD Data Hold Time
(Note 1)
00
ns
tRLRH
RD Pulse Width
(Note 1)
27
32
ns
tRHQZ
RD to Data High-Z
(Note 1)
20
25
ns
tEHEL
E Pulse Width
27
32
ns
tTHEH
R/W Setup Time to Enable
6
10
ns
tELTL
R/W Hold Time After Enable
0
0
ns
tAVPV
Address Input Valid to
Address Output Delay
(Note 4)
20
25
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com