ST62T55B datasheet(19/74 Pages) STMICROELECTRONICS

19 / 74 page

19/74

ST62T55B ST62T65B/E65B

CLOCK SYSTEM (Cont’d)

Oscillator Control Registers

Address: DCh

—

Write only

Bit 7-4. These bits are not used.

Bit 3. Reserved. Cleared at Reset. THIS BIT

MUST BE SET TO 1 BY USER PROGRAM to

achieve lowest power consumption.

Bit 2. Reserved. Must be kept low.

RS1-RS0. These bits select the division ratio of

the Oscillator Divider in order to generate the inter-

nal frequency. The following selctions are availa-

ble:

Note: Care is required when handling the OSCR

son, it is not allowed to change the OSCR contents

while executing interrupt service routine, as the

service routine cannot save and then restore its

previous content. If it is impossible to avoid the

writing of this register in interrupt service routine,

an image of this register must be saved in a RAM

location, and each time the program writes to

OSCR it must write also to the image register. The

image register must be written first, so if an inter-

rupt occurs between the two instructions the

OSCR is not affected.

Figure 9. Clock Circuit Block Diagram

---

OSCR

RS1

RS0

RS1

RS0

Division Ratio

MAIN

OSCILLATOR

Core

:13

:12

Timer

Watchdog

POR

fINT

ADC

AR Timer

SPI

OSCILLATOR

DIVIDE R

RS0, RS1

OSCin

OSCout

fOSC

ST62T55B Arkusz danych(PDF) 19 Page - STMicroelectronics

ST62T55B Arkusz danych(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Arkusz danych Pobierz

Link URL