ST72311R datasheet(46/164 Pages) STMICROELECTRONICS

46 / 164 page

ST72311R, ST72511R, ST72512R, ST72532R

46/164

MISCELLANEOUS REGISTERS (Cont’d)

9.3 MISCELLANEOUS REGISTERS

MISCELLANEOUS REGISTER 1 (MISCR1)

Read/Write

Reset Value: 0000 0000 (00h)

Bit 7:6 = IS1[1:0]

ei2 and ei3 sensitivity

The interrupt sensitivity, defined using the IS1[1:0]

bits, is applied to the following external interrupts:

- ei2 (port B3..0)

- ei3 (port B7..4)

These 2 bits can be written only when I1 and I0 of

the CC register are both set to 1 (level 3).

Bit 5 = MCO

Main clock out selection

This bit enables the MCO alternate function on the

PF0 I/O port. It is set and cleared by software.

0: MCO alternate function disabled (I/O pin free for

general-purpose I/O)

1: MCO alternate function enabled (fOSC/2on I/O

port)

Note: To reduce power consumption, the MCO

function is not active in ACTIVE-HALT mode.

Bit 4:3 = IS2[1:0]

ei0 and ei1 sensitivity

The interrupt sensitivity, defined using the IS2[1:0]

bits, is applied to the following external interrupts:

- ei0 (port A3..0)

- ei1 (port F2..0)

These 2 bits can be written only when I1 and I0 of

the CC register are both set to 1 (level 3).

Bit 2:1 = CP[1:0]

CPU clock prescaler

These bits select the CPU clock prescaler which is

applied in the different slow modes. Their action is

conditioned by the setting of the SMS bit. These

two bits are set and cleared by software

Bit 0 = SMS

Slow mode select

This bit is set and cleared by software.

0: Normal mode. fCPU = fOSC /2

1: Slow mode. fCPU is given by CP1, CP0

See Section 7.2 ”SLOW MODE” on page 34 and

Section 10.2 ”MAIN CLOCK CONTROLLER

WITH REAL TIME CLOCK TIMER (MCC/RTC)”

on page 52 for more details.

IS11

IS10

MCO

IS21

IS20

CP1

CP0

SMS

IS11 IS10

External Interrupt Sensitivity

MISCR2.IPB=0

MISCR2.IPB=1

Falling edge &

low level

Rising edge

& high level

Rising edge only

Falling edge only

Rising edge only

Rising and falling edge

IS11 IS10

External Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

IS21 IS20

External Interrupt Sensitivity

MISCR2.IPA=0

MISCR2.IPA=1

Falling edge &

low level

Rising edge

& high level

Rising edge only

Falling edge only

Rising edge only

Rising and falling edge

IS21 IS20

External Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

fCPU in SLOW mode

CP1

CP0

fOSC /4

fOSC /8

fOSC /16

fOSC /32

ST72311R Arkusz danych(PDF) 46 Page - STMicroelectronics

ST72311R Arkusz danych(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL