Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

ST72311R Arkusz danych(PDF) 59 Page - STMicroelectronics

Numer części ST72311R
Szczegółowy opis  8-BIT MCU WITH NESTED INTERRUPTS, EEPROM, ADC, 16-BIT TIMERS, 8-BIT PWM ART, SPI, SCI, CAN INTERFACES
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72311R Arkusz danych(HTML) 59 Page - STMicroelectronics

Back Button ST72311R Datasheet HTML 55Page - STMicroelectronics ST72311R Datasheet HTML 56Page - STMicroelectronics ST72311R Datasheet HTML 57Page - STMicroelectronics ST72311R Datasheet HTML 58Page - STMicroelectronics ST72311R Datasheet HTML 59Page - STMicroelectronics ST72311R Datasheet HTML 60Page - STMicroelectronics ST72311R Datasheet HTML 61Page - STMicroelectronics ST72311R Datasheet HTML 62Page - STMicroelectronics ST72311R Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 164 page
background image
ST72311R, ST72511R, ST72512R, ST72532R
59/164
PWM AUTO-RELOAD TIMER (Cont’d)
PWM CONTROL REGISTER (PWMCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:4 = OE[3:0]
PWM Output Enable
These bits are set and cleared by software. They
enable or disable the PWM output channels inde-
pendently acting on the corresponding I/O pin.
0: PWM output disabled.
1: PWM output enabled.
Bit 3:0 = OP[3:0]
PWM Output Polarity
These bits are set and cleared by software. They
independently select the polarity of the four PWM
output signals.
Note: When an OPx bit is modified, the PWMx out-
put signal polarity is immediately reversed.
DUTY CYCLE REGISTERS (DCRx)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:0 = DC[7:0]
Duty Cycle Data
These bits are set and cleared by software.
A DCRx register is associated with the OCRx reg-
ister of each PWM channel to determine the sec-
ond edge location of the PWM signal (the first
edge location is common to all channels and given
by the ARR register). These DCR registers allow
the duty cycle to be set independently for each
PWM channel.
70
OE3
OE2
OE1
OE0
OP3
OP2
OP1
OP0
PWMx output level
OPx
Counter <= OCRx
Counter > OCRx
10
0
01
1
70
DC7
DC6
DC5
DC4
DC3
DC2
DC1
DC0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com