Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ST72411R Arkusz danych(PDF) 48 Page - STMicroelectronics

Numer części ST72411R
Szczegółowy opis  8-BIT MCU WITH SMARTCARD INTERFACE, LCD DRIVER, 8-BIT TIMER, SAFE RESET AND SUPPLY MONITORING
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72411R Arkusz danych(HTML) 48 Page - STMicroelectronics

Back Button ST72411R Datasheet HTML 44Page - STMicroelectronics ST72411R Datasheet HTML 45Page - STMicroelectronics ST72411R Datasheet HTML 46Page - STMicroelectronics ST72411R Datasheet HTML 47Page - STMicroelectronics ST72411R Datasheet HTML 48Page - STMicroelectronics ST72411R Datasheet HTML 49Page - STMicroelectronics ST72411R Datasheet HTML 50Page - STMicroelectronics ST72411R Datasheet HTML 51Page - STMicroelectronics ST72411R Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 71 page
background image
ST72411R
48/71
SMARTCARD SUPPLY SUPERVISOR (Cont’d)
5.5.5 Register Description
CONTROL/STATUS REGISTER (SSSCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 = Reserved, forced by hardware to 0.
Bit 6 = CKOD
Clock output division
This bit is set and cleared by software. It selects
the frequency division factor of the SC_CK output
clock.
0: SC_CK clock output frequency = fosc /2.
1: SC_CK clock output frequency = fosc /4.
Bit 5 = CK_AFOEN
Clock AF output enable
This bit is set and cleared by software.
0: The SC_CK alternate function is disabled. The
I/O port is free for general purpose I/O.
1: The SC_CK alternate function is enabled. The
clock is output on the I/O port.
Bit 4 = OVLDF
Overload flag
This bit is set by hardware when the SC_PWR out-
put voltage drops due to current overload. It is set
when a falling edge is detected on SC_PWR and
when SC_PWR is under the Overload Voltage
Level. This bit can only be cleared by software.
0: No Current Overload
1: Current Overload
Bit 3 = OVLDIE
Overload interrupt enable
This bit is set and cleared by software.
0: OVLD interrupt disabled.
1: OVLD interrupt enabled.
Bit 2= OVLDEN
Current overload detector enable
This bit is set and cleared by software. This bit
must be set only when SSSEN =1.
0: Current Overload Detection disabled.
1: Current Overload Detection enabled.
Bit 1 = SSSR
Smartcard supply regulation
This bit is set and cleared by software. Refer to
Figure 52 for recommended transitions.
0: The regulation voltage output is 3V.
1: The regulation voltage output is 5V.
Bit 0 = SSSEN
SSS module enable
This bit can only be set by software. It can be
cleared by software. It is cleared by hardware
when OVLDF=1 (current overload condition).
0: SSS is disabled.
1: SSS is enabled.
7654
321
0
0
CKOD
CK_A
FOEN
OV-
LDF
OV-
LDIE
OV-
LDEN
SSSR
SS-
SEN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com