M16CSLASH29 datasheet(121/499 Pages) RENESAS

121 / 499 page

11. DMAC

page 97

Figure 11.5 Transfer Cycles for Source Read

CPU clock

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

(1) When the transfer unit is 8 or 16 bits and the source of transfer is an even address

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

(3) When the source read cycle under condition (1) has one wait state inserted

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

Source + 1

(2) When the transfer unit is 16 bits and the source address of transfer is an odd address.

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

Source + 1

(4) When the source read cycle under condition (2) has one wait state inserted

NOTE:

1. The same timing changes occur with the respective conditions at the destination as at the source.

CPU clock

M16C/29 Arkusz danych(PDF) 121 Page - Renesas Technology Corp

M16C/29 Arkusz danych(HTML) 121 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL