Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

H8SX1663 Arkusz danych(PDF) 473 Page - Renesas Technology Corp

Numer części H8SX1663
Szczegółowy opis  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  RENESAS [Renesas Technology Corp]
Strona internetowa  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX1663 Arkusz danych(HTML) 473 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 469Page - Renesas Technology Corp H8SX1663 Datasheet HTML 470Page - Renesas Technology Corp H8SX1663 Datasheet HTML 471Page - Renesas Technology Corp H8SX1663 Datasheet HTML 472Page - Renesas Technology Corp H8SX1663 Datasheet HTML 473Page - Renesas Technology Corp H8SX1663 Datasheet HTML 474Page - Renesas Technology Corp H8SX1663 Datasheet HTML 475Page - Renesas Technology Corp H8SX1663 Datasheet HTML 476Page - Renesas Technology Corp H8SX1663 Datasheet HTML 477Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 473 / 1158 page
background image
Section 8 Data Transfer Controller (DTC)
Rev.1.00 Jun. 07, 2006 Page 421 of 1102
REJ09B0294-0100
8.5.9
Number of DTC Execution Cycles
Table 8.9 shows the execution status for a single DTC data transfer, and table 8.10 shows the
number of cycles required for each execution.
Table 8.9
DTC Execution Status
Mode
Vector
Read
I
Transfer
Information
Read
J
Transfer
Information
Write
L
Data Read
L
Data Write
M
Internal
Operation
N
Normal 1
0*
1
4*
2
3*
3
0*
1
3*
2.3
2*
4
1*
5
3*
6
2*
7
1
3*
6
2*
7
1
1
0*
1
Repeat 1
0*
1
4*
2
3*
3
0*
1
3*
2.3
2*
4
1*
5
3*
6
2*
7
1
3*
6
2*
7
1
1
0*
1
Block
transfer
1
0*
1
4*
2
3*
3
0*
1
3*
2.3
2*
4
1*
5
3•P
*
6
2•P*
7
1•P 3•P
*
6
2•P*
7
1•P
1
0*
1
[Legend]
P: Block size (CRAH and CRAL value)
Note:
1. When transfer information read is skipped
2. In full address mode operation
3. In short address mode operation
4. When the SAR or DAR is in fixed mode
5. When the SAR and DAR are in fixed mode
6. When a longword is transferred while an odd address is specified in the address
register
7. When a word is transferred while an odd address is specified in the address register or
when a longword is transferred while address 4n + 2 is specified



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com