Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD8366 Arkusz danych(PDF) 4 Page - Analog Devices

Numer części AD8366
Szczegółowy opis  DC to 500 MHz, Dual Digital Gain Trim Amplifier
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD8366 Arkusz danych(HTML) 4 Page - Analog Devices

  AD8366 Datasheet HTML 1Page - Analog Devices AD8366 Datasheet HTML 2Page - Analog Devices AD8366 Datasheet HTML 3Page - Analog Devices AD8366 Datasheet HTML 4Page - Analog Devices AD8366 Datasheet HTML 5Page - Analog Devices AD8366 Datasheet HTML 6Page - Analog Devices AD8366 Datasheet HTML 7Page - Analog Devices AD8366 Datasheet HTML 8Page - Analog Devices AD8366 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
AD8366
Preliminary Technical Data
Rev. PrC | Page 4 of 13
OIP3
2 V p-p composite, Max. Gain, ZL=500Ώ
34.2
dBVrms
2 V p-p composite, Min. Gain, ZL=500Ώ
30.7
dBVrms
Output 1 dB Compression Point
Max. gain, ZL=500Ώ
6.7
dBVrms
Min. Gain, ZL=500Ώ
7.2
dBVrms
100 MHz
Noise Figure
Max Gain
11.84
dB
Min Gain
18.8
dB
2nd Harmonic
2 Vp-p output , Max Gain
TBD
dBc
Min Gain
TBD
dBc
3rd Harmonic
2 Vp-p output, Max Gain
TBD
dBc
Min Gain
TBD
dBc
OIP3
2Vp-p composite, Max. Gain @ 500 Load impedance
29.5
dBVrms
Min. Gain
21
dBVrms
Output 1 dB Compression Point
Max. gain
4
dBVrms
Min. Gain
6
dBVrms
DIGITAL LOGIC
SENB, DENA, DENB, BIT0, BIT1, BIT2, BIT3, BIT4, BIT5
VINH, Input High Voltage
TBD
V
VINL, Input Low Voltage
TBD
V
IINH/IINL, Input Current
TBD
μA
CIN, Input Capacitance
TBD
pF
SPI INTERFACE TIMING
SENB = HIGH
fSCLK
TBD
MHz
t1
CS rising edge to first SCLK rising edge
TBD
ns
t2
SCLK high pulse width
TBD
ns
t3
SCLK low pulse width
TBD
ns
t4
SDAT setup time
TBD
ns
t5
SDAT hold time
TBD
ns
t6
SCLK falling edge to CS low
TBD
ns
PARALLEL PORT TIMING
SENB = LOW
t7
DENA/B high pulse width
TBD
ns
t8
DENA/B low pulse width
TBD
ns
t9
BIT[0-5] setup time
TBD
ns
t10
BIT[0-5] hold time
TBD
ns
POWER AND ENABLE
VPSI, VPSO, ICOM, OCOM, ENBL
Supply Voltage Range
4.5
5.5
V
Total Supply Current
ENBL = 5V
180
mA
Disable Current
ENBL = 0V
3.2
mA
Disable Threshold
TBD
V
Enable Response Time
Delay following high-to-low transition until device
meets full specifications
TBD
ns
Disable Response Time
Delay following low-to-high transition until device
produces full attenuation
TBD
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com