CS47048 datasheet(25/34 Pages) CIRRUS

25 / 34 page

CS47048 Data Sheet

Audio SOC Processor Family

DS787A7

5.16.2 Analog Input Characteristics (Automotive)

(Test Conditions (unless otherwise specified): TA = -40 to +85°C; VDD = 1.8 V±5%, VDDA (VA)= 3.3 V±5%; 1 kHz

sine wave driven through the passive input filter (Ri=10kΩ) in Figure 11 on page 26 or Figure 12 on page 26; DSP

running test application; Measurement Bandwidth is 10 Hz to 20 kHz.)

Notes:

1. dB units referred to the typical full-scale voltage.

2. These full-scale values were measured with Ri=10k for both the single-ended and differential mode input circuits.

3. The full-scale voltage can be changed be scaling Ri.

Differential Full-Scale (Vpp) = (Ri+200)/(10k+200)*3.5*VDDA

Single-Ended Full-Scale (Vpp) = (Ri+200)/(10k+200)*1.75*VDDA

4. Measured between AIN_xx+ and AN_xx-.

5. Measured between AIN_xx+ and AGND.

6. Decreasing Full-Scale voltage by reducing Ri will cause the noise floor to increase.

7. Common mode input current should be kept to less than +/- 160uA to avoid performance degradation: |(Iip+Iin)/2| <

160uA. This corresponds to +/- 1.6V for Ri=10kΩ in the differential case.

8. This number was measured using perfectly matched external resistors (Ri). Mismatch in the external resistors will

typically reduce CMRR by 20 log (|

ΔR

i|/Ri + 0.001).

9. CL represents the parasitic load capacitance between Ri on the input circuit and the input pin of the CS47048

package.

Differential

Single-Ended

Parameter

Min

Typ

Max

Min

Typ

Max

Unit

Fs=96 kHz, 192 kHz

Dynamic Range1,6,7

A-weighted

unweighted

40 kHz bandwidth unweighted

105

102

Total Harmonic Distortion + Noise6,7 -1 dB

-20 dB

-60 dB

40 kHz bandwidth

-1 dB

-98

-82

-42

-90

-95

-79

-39

-90

-87

AIN_1A/B Interchannel Isolation

AIN_[2..6]A/B MUX Interchannel Isolation

DC Accuracy

Interchannel Gain Mismatch

0.1

Gain Drift

±120

ppm/°C

Analog Input

Full-Scale Input Voltage2,3

3.24•VA

3.5•VA

3.76•VA

1.62•VA 1.75•VA 1.88•VA

VPP

Differential Input Impedance4

400

Single-Ended Input Impedance5

200

Common Mode Rejection Ratio (CMRR)8

-60

Parasitic Load Capacitance (CL)

CS47048 Arkusz danych(PDF) 25 Page - Cirrus Logic

CS47048 Arkusz danych(HTML) 25 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Arkusz danych Pobierz

Link URL