Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

WM8146 Arkusz danych(PDF) 5 Page - Wolfson Microelectronics plc

Numer części WM8146
Szczegółowy opis  12-bit(84-bit) Linear Sensor Image Processor
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  WOLFSON [Wolfson Microelectronics plc]
Strona internetowa  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8146 Arkusz danych(HTML) 5 Page - Wolfson Microelectronics plc

  WM8146 Datasheet HTML 1Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 2Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8146 Datasheet HTML 9Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
Product Preview
WM8146
WOLFSON MICROELECTRONICS LTD
PP Rev 1.1 January 2000
5
Test Conditions
AVDD = DVDD1 = DVDD2 =4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70
°C, MCLK = 12MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Supply Currents
Total supply current
− active
35
mA
Supply current
− full power down
mode
5mA
INPUT VIDEO SAMPLING
MCLK
VSMP
INPUT
VIDEO
t
PER
t
VSMPSU
t
VSMPH
t
VSU
t
VH
t
RSU
t
RH
t
MCLKL
t
MCLKH
Figure 1 Input Video Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70
°C, MCLK = 12MHz unless otherwise stated
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
MCLK period
tPER
83.3
ns
MCLK high period
tMCLKH
37.5
ns
MCLK low period
tMCLKL
37.5
ns
VSMP set-up time
tVSMPSU
10
ns
VSMP hold time
tVSMPH
10
ns
Video level set-up time
tVSU
10
ns
Video level hold time
tVH
15
ns
Reset level set-up time
tRSU
10
ns
Reset level hold time
tRH
15
ns
Notes: 1.
tVSU and tRSU denote the set-up time required after the input video signal has settled.
2.
Parameters are measured at 50% of the rising/falling edge.
OUTPUT DATA TIMING
MCLK
OP[7:0]
t
PD
Figure 2 Output Data Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com