Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LPC2921 Arkusz danych(PDF) 21 Page - NXP Semiconductors

Numer części LPC2921
Szczegółowy opis  ARM9 microcontroller with CAN, LIN, and USB
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NXP [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC2921 Arkusz danych(HTML) 21 Page - NXP Semiconductors

Back Button LPC2921 Datasheet HTML 17Page - NXP Semiconductors LPC2921 Datasheet HTML 18Page - NXP Semiconductors LPC2921 Datasheet HTML 19Page - NXP Semiconductors LPC2921 Datasheet HTML 20Page - NXP Semiconductors LPC2921 Datasheet HTML 21Page - NXP Semiconductors LPC2921 Datasheet HTML 22Page - NXP Semiconductors LPC2921 Datasheet HTML 23Page - NXP Semiconductors LPC2921 Datasheet HTML 24Page - NXP Semiconductors LPC2921 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 84 page
background image
LPC2921_23_25_3
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 03 — 14 April 2010
21 of 84
NXP Semiconductors
LPC2921/2923/2925
ARM9 microcontroller with CAN, LIN, and USB
The USB device controller has the following features:
Fully compliant with USB 2.0 specification (full speed).
Supports 32 physical (16 logical) endpoints with a 2 kB endpoint buffer RAM.
Supports Control, Bulk, Interrupt and Isochronous endpoints.
Scalable realization of endpoints at run time.
Endpoint Maximum packet size selection (up to USB maximum specification) by
software at run time.
Supports SoftConnect and GoodLink features.
While USB is in the Suspend mode, the LPC2921/2923/2925 can enter the reduced
power mode and wake up on USB activity.
Supports DMA transfers with the on-chip SRAM blocks on all non-control endpoints.
Allows dynamic switching between CPU-controlled slave and DMA modes.
Double buffer implementation for Bulk and Isochronous endpoints.
6.10.2 Pin description
6.10.3 Clock description
Access to the USB registers is clocked by the CLK_SYS_USB, derived from
BASE_SYS_CLK, see Section 6.7.2. The CGU1 provides an independent base clock to
the USB block, BASE_USB_CLK (see Section 6.15.3).
Table 11.
USB device port pins
Pin name
Direction
Description
USB_VBUS
I
USB_VBUS status input. When this function is not enabled
via its corresponding PINSEL register, it is driven HIGH
internally.
USB_D+
I/O
positive differential data
USB_D
I/O
negative differential data
USB_CONNECT
O
SoftConnect control signal
USB_UP_LED
O
GoodLink LED control signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com