L99PD08 datasheet(31/41 Pages) STMICROELECTRONICS

31 / 41 page

L99PD08

SPI

Doc ID 15872 Rev 3

31/41

Setting the ASDT bit to 1 means the automatic shutdown function is switched ON and the

channel is switched OFF after setting the OT_FAULT (over temperature or power limitation)

bit to 1. This can happen with a digital HSD either reaching the thermal shut down (or power

limitation) or detecting ambiguous failure with OT_FAULT.

Note, that the thermal shutdown is detected at 6mA regardless of the current range

After OT_FAULT register is “Read & Cleared” (clear status code, see 6.6), the device

activates the corresponding channel after clear according to setting.

The external clock source signal CLK_IN1 is selected for internal generation of

PWM signal for OUTx channel. The PWM period is the received clock signal

divided by 256.

CHx PWM input signal selection for Ox channel

Table 30.

ASDT register, hex05 (RW-Type)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

CH7

CH6

CH5

CH4

CH3

CH2

CH1

CH0

CHx 0

Automatic shutdown of thermal cycling is switched off

Automatic shutdown of thermal cycling is switched on (default)

Table 31.

DET_DIAG register, hex06 (RW-Type)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

CH7

CH6

CH5

CH4

CH3

CH2

CH1

CH0

CHx

Automatic detailed diagnosis is disabled.

Automatic detailed diagnosis is enabled, switching off is activated when failure in on-

state is detected. The purpose is to have short off-state (27 µs typ +/-6us) in order to

have detailed information of the failure. The delay between discriminating pulses is 4 ms

(default).

L99PD08 Arkusz danych(PDF) 31 Page - STMicroelectronics

L99PD08 Arkusz danych(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Arkusz danych Pobierz

Link URL