PIC16F707T-ESLASHML datasheet(46/284 Pages) MICROCHIP

46 / 284 page

PIC16F707/PIC16LF707

DS41418A-page 46

Preliminary

 2010 Microchip Technology Inc.

4.5.5

PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as

shown in Register 4-5.

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit, GIE of the INTCON register.

User

software

should

ensure

the

appropriate interrupt flag bits are clear prior

to enabling an interrupt.

PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0

U-0

R/W-0

TMR3GIF

TMR3IF

TMRBIF

TMRAIF

—

CCP2IF

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

TMR3GIF: Timer3 Gate Interrupt Flag bit

1 = Timer3 gate is inactive

0 = Timer3 gate is active

bit 6

TMR3IF: Timer3 Overflow Interrupt Flag bit

1 = Timer3 register overflowed (must be cleared in software)

0 = Timer3 register did not overflow

bit 5

TMRBIF: TimerB Overflow Interrupt Flag bit

1 = TimerB register has overflowed (must be cleared in software)

0 = TimerB register did not overflow

bit 4

TMRAIF: TimerA Overflow Interrupt Flag bit

1 = TimerA register has overflowed (must be cleared in software)

0 = TimerA register did not overflow

bit 3-1

Unimplemented: Read as ‘0’

bit 0

CCP2IF: CCP2 Interrupt Flag bit

Capture Mode

1 = A Timer1 register capture occurred (must be cleared in software)

0 = No Timer1 register capture occurred

Compare Mode

1 = A Timer1 register compare match occurred (must be cleared in software)

0 = No Timer1 register compare match occurred

PWM Mode

Unused in this mode

PIC16F707T-E/ML Arkusz danych(PDF) 46 Page - Microchip Technology

PIC16F707T-E/ML Arkusz danych(HTML) 46 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL