AFS090 datasheet(238/334 Pages) MICROSEMI

238 / 334 page

Device Architecture

2- 22 2

R e v isio n 2

Timing Characteristics

Figure 2-141 • Input DDR Timing Diagram

tDDRICLR2Q2

tDDRIREMCLR

tDDRIRECCLR

tDDRICLR2Q1

CLK

Data

CLR

Out_QR

Out_QF

tDDRICLKQ1

tDDRIHD

tDDRISUD

tDDRICLKQ2

Table 2-180 • Input DDR Propagation Delays

Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter

Description

–2

–1

Std.

Units

tDDRICLKQ1

Clock-to-Out Out_QR for Input DDR

0.39

0.44

0.52

tDDRICLKQ2

Clock-to-Out Out_QF for Input DDR

0.27

0.31

0.37

tDDRISUD

Data Setup for Input DDR

0.28

0.32

0.38

tDDRIHD

Data Hold for Input DDR

0.00

tDDRICLR2Q1

Asynchronous Clear-to-Out Out_QR for Input DDR

0.57

0.65

0.76

tDDRICLR2Q2

Asynchronous Clear-to-Out Out_QF for Input DDR

0.46

0.53

0.62

tDDRIREMCLR Asynchronous Clear Removal Time for Input DDR

0.00

tDDRIRECCLR

Asynchronous Clear Recovery Time for Input DDR

0.22

0.25

0.30

tDDRIWCLR

Asynchronous Clear Minimum Pulse Width for Input DDR

0.22

0.25

0.30

tDDRICKMPWH Clock Minimum Pulse Width High for Input DDR

0.36

0.41

0.48

tDDRICKMPWL Clock Minimum Pulse Width Low for Input DDR

0.32

0.37

0.43

FDDRIMAX

Maximum Frequency for Input DDR

1,404

1,048

1,232

MHz

Note:

For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on

page 3-9.

AFS090 Arkusz danych(PDF) 238 Page - Microsemi Corporation

AFS090 Arkusz danych(HTML) 238 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL