MSC8126_V15 datasheet(19/48 Pages) FREESCALE

19 / 48 page

Electrical Characteristics

MSC8126 Quad Digital Signal Processor Data Sheet, Rev. 15

Freescale Semiconductor

2.5.4

Reset Timing

The MSC8126 has several inputs to the reset logic:

•

Power-on reset (PORESET)

•

External hard reset (HRESET)

•

External soft reset (SRESET)

•

Software watchdog reset

•

Bus monitor reset

•

Host reset command through JTAG

All MSC8126 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset.

The reset status register indicates the most recent sources to cause a reset. Table 10 describes the reset sources.

Table 11 summarizes the reset actions that occur as a result of the different reset sources.

Table 9. System Clock Parameters

Characteristic

Min

Max

Unit

Phase jitter between BCLK and CLKIN

—

0.3

CLKIN frequency

see Table 8

MHz

CLKIN slope

—3

PLL input clock (after predivider)

100

MHz

PLL output frequency (VCO output)

•

400 MHz core

•

500 MHz core

800

1600

2000

MHz

CLKOUT frequency jitter1

—

200

CLKOUT phase jitter1 with CLKIN phase jitter of ±100 ps

—

500

Notes:

Peak-to-peak.

Not tested. Guaranteed by design.

Table 10. Reset Sources

Name

Direction

Description

Power-on reset

(PORESET)

Input

Initiates the power-on reset flow that resets the MSC8126 and configures various attributes of the

MSC8126. On PORESET, the entire MSC8126 device is reset. SPLL states is reset, HRESET and

SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The

clock mode (MODCK bits), reset configuration mode, boot mode, Chip ID, and use of either a DSI 64

bits port or a System Bus 64 bits port are configured only when PORESET is asserted.

External hard

reset (HRESET)

Input/ Output

Initiates the hard reset flow that configures various attributes of the MSC8126. While HRESET is

asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and

SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The

most configurable features are reconfigured. These features are defined in the 32-bit hard reset

configuration word described in Hard Reset Configuration Word section of the Reset chapter in the

MSC8126 Reference Manual.

External soft reset

(SRESET)

Input/ Output

Initiates the soft reset flow. The MSC8126 detects an external assertion of SRESET only if it occurs

while the MSC8126 is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is

driven, the SC140 extended cores are reset, and system configuration is maintained.

Software

watchdog reset

Internal

When the MSC8126 watchdog count reaches zero, a software watchdog reset is signalled. The

enabled software watchdog event then generates an internal hard reset sequence.

Bus monitor reset

Internal

When the MSC8126 bus monitor count reaches zero, a bus monitor hard reset is asserted. The

enabled bus monitor event then generates an internal hard reset sequence.

Host reset

command through

the TAP

Internal

When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the

soft reset signal and an internal soft reset sequence is generated.

MSC8126 Arkusz danych(PDF) 19 Page - Freescale Semiconductor, Inc

MSC8126 Arkusz danych(HTML) 19 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Arkusz danych Pobierz

Link URL