| Zakładka z wyszukiwarką danych komponentów |
|
PCAL9554B Arkusz danych(PDF) 7 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCAL9554B Arkusz danych(HTML) 7 Page - NXP Semiconductors |
|
7 / 42 page ![]() PCAL9554B_PCAL9554C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet Rev. 2 — 10 December 2012 7 of 42 NXP Semiconductors PCAL9554B; PCAL9554C Low-voltage 8-bit I2C-bus/SMBus low power I/O port 6.4.3 Polarity inversion register (02h) The Polarity inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with ‘1’), the corresponding port pin’s polarity is inverted. If a bit in this register is cleared (written with a ‘0’), the corresponding port pin’s original polarity is retained. 6.4.4 Configuration register (03h) The Configuration register (register 3) configures the direction of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as a high-impedance input. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output. 6.4.5 Output drive strength registers (40h, 41h) The Output drive strength registers control the output drive level of the GPIO. Each GPIO can be configured independently to a certain output current level by two register control bits. For example, Port 7 is controlled by register 41 CC7 (bits [7:6]), Port 6 is controlled by register 41 CC6 (bits [5:4]). The output drive level of the GPIO is programmed 00b = 0.25 , 01b = 0.5, 10b = 0.75 or 11b = 1 of the drive capability of the I/O. See Section 8.2 “Output drive strength control” for more details. Table 7. Output port register (address 01h) Bit 7 6 5 4 3 2 1 0 Symbol O7 O6 O5 O4 O3 O2 O1 O0 Default 11 11 11 11 Table 8. Polarity inversion register (address 02h) Bit 7 6 5 4 3 2 1 0 Symbol N7 N6 N5 N4 N3 N2 N1 N0 Default 00 00 00 00 Table 9. Configuration register (address 03h) Bit 7 6 5 4 3 2 1 0 Symbol C7 C6 C5 C4 C3 C2 C1 C0 Default 11 11 11 11 Table 10. Current control register (address 40h) Bit 7 6 5 4 3 2 1 0 Symbol CC3 CC2 CC1 CC0 Default 11 11 11 11 Table 11. Current control register (address 41h) Bit 7 6 5 4 3 2 1 0 Symbol CC7 CC6 CC5 CC4 Default 11 11 11 11 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |