Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AM79C873KCW Arkusz danych(PDF) 21 Page - Advanced Micro Devices

Numer części AM79C873KCW
Szczegółowy opis  NetPHY??-1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AMD [Advanced Micro Devices]
Strona internetowa  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C873KCW Arkusz danych(HTML) 21 Page - Advanced Micro Devices

Back Button AM79C873KCW Datasheet HTML 17Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 18Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 19Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 20Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 21Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 22Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 23Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 24Page - Advanced Micro Devices AM79C873KCW Datasheet HTML 25Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 44 page
background image
Am79C873
21
PRELIMINARY
Bit
Bit Name
Default
Description
0.9
Restart Auto-
Negotiation
0, RW/SC
Restart Auto-Negotiation:
1= Restart Auto-Negotiation.
0= Normal Operation
When this bit is set the Auto-Negotiation process is re-initiated. When
Auto-Negotiation is disabled (bit 12 of this register cleared), this bit has no
function and it should be cleared. This bit is self-clearing and will return a
value of 1 until Auto-Negotiation is initiated. The operation of the Auto-
Negotiation process will not be affected by the management entity that
clears this bit.
0.8
Duplex Mode
1, RW
Duplex Mode:
1= Full Duplex operation.
0= Normal operation
If Auto-Negotiation is disabled, setting this bit will cause the NetPHY-1
device to operate in Full Duplex mode. When Auto-Negotiation is enabled,
this bit reflects the duplex selected by Auto-Negotiation.
0.7
Collision Test
0, RW
Collision Test:
1= Collision Test enabled.
0= Normal Operation
When set, this bit will cause the COL signal to be asserted in response to
the assertion of TX_EN.
0.6
Reserved
0, RO
Reserved:
Write as 0, ignore on read.
Basic Mode Control Register (BMCR) -
Register 0 (Continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com