STM32F205RB datasheet(62/163 Pages) STMICROELECTRONICS

62 / 163 page

Electrical characteristics

STM32F205xx, STM32F207xx

62/163

Doc ID 15818 Rev 7

5.3.5

Embedded reset and power control block characteristics

The parameters given in Table 14 are derived from tests performed under ambient

temperature and VDD supply voltage conditions summarized in Table 10.

Table 14.

Embedded reset and power control block characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VPVD

Programmable voltage

detector level selection

PLS[2:0]=000 (rising

edge)

2.09

2.14

2.19

PLS[2:0]=000 (falling

edge)

1.98

2.04

2.08

PLS[2:0]=001 (rising

edge)

2.23

2.30

2.37

PLS[2:0]=001 (falling

edge)

2.13

2.19

2.25

PLS[2:0]=010 (rising

edge)

2.39

2.45

2.51

PLS[2:0]=010 (falling

edge)

2.29

2.35

2.39

PLS[2:0]=011 (rising

edge)

2.54

2.60

2.65

PLS[2:0]=011 (falling

edge)

2.44

2.51

2.56

PLS[2:0]=100 (rising

edge)

2.70

2.76

2.82

PLS[2:0]=100 (falling

edge)

2.59

2.66

2.71

PLS[2:0]=101 (rising

edge)

2.86

2.93

2.99

PLS[2:0]=101 (falling

edge)

2.65

2.84

3.02

PLS[2:0]=110 (rising

edge)

2.96

3.03

3.10

PLS[2:0]=110 (falling

edge)

2.85

2.93

2.99

PLS[2:0]=111 (rising

edge)

3.07

3.14

3.21

PLS[2:0]=111 (falling

edge)

2.95

3.03

3.09

VPVDhyst

(2)

PVD hysteresis

100

VPOR/PDR

Power-on/power-down

reset threshold

Falling edge

TBD(1)

1.70

TBD

Rising edge

TBD

1.74

TBD

VPDRhyst

(2)

PDR hysteresis

STM32F205RB Arkusz danych(PDF) 62 Page - STMicroelectronics

STM32F205RB Arkusz danych(HTML) 62 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL