HT6576 datasheet(4/14 Pages) HOLTEK

4 / 14 page

Address 1: Initiator command register

WRITE

ASSERT

RST

TRI–STATE RESERVED

ASSERT

ACK

ASSERT

BSY

ASSERT

SEL

ASSERT

ATN

ASSERT

DATA

• BIT 7: ASSERT RST

WHEN SET, THE RST SIGNAL IS ASSERTED ON THE SCSI BUS

• BIT 6: TRI–STATE (TEST MODE)

• BIT 5: RESERVED (0)

• BIT 4: ASSERT ACK

WHEN SET, THE ACK SIGNAL IS ASSERTED ON THE SCSI BUS

• BIT 3: ASSERT BSY

WHEN SET, THE BSY SIGNAL IS ASSERTED ON THE SCSI BUS

• BIT 2: ASSERT SEL

WHEN SET, THE SEL SIGNAL IS ASSERTED ON THE SCSI BUS

• BIT 1: ASSERT ATN

WHEN SET, THE ATN SIGNAL IS ASSERTED ON THE SCSI BUS

• BIT 0: ASSERT DATA

WHEN SET, This bit allows the contents of the output data register to be enabled as chip outputs

on SCSI signal DB0–DB7

READ

RET

ARBIT

PROGRESS

LOST

ARBIT

ACK

BSY

SEL

ATN

ASSERT

DATA

Address 2: Mode register

READ/WRITE

LOCK

DMA

TARGET

MODE

ENABLE

PARITY

ENABLE

PARITY

ENABLE

EOP

MONITOR

CHECK

BUSY

DMA

IRQ

MODE

ARBIT

• BIT 7: BLOCK MODE DMA

• BIT 6: TARGET MODE

When set, the chip operates as an SCSI bus target device.

• BIT 5: ENABLE PARITY CHECKING

When set, data received on the SCSI data bus is checked for odd parity.

HT6576A

14th July ’97

HT6576 Arkusz danych(PDF) 4 Page - Holtek Semiconductor Inc

HT6576 Arkusz danych(HTML) 4 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Arkusz danych Pobierz

Link URL