Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AN4092 Arkusz danych(PDF) 21 Page - STMicroelectronics

Numer części AN4092
Szczegółowy opis  Low to mid range engine management
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4092 Arkusz danych(HTML) 21 Page - STMicroelectronics

Back Button AN4092 Datasheet HTML 17Page - STMicroelectronics AN4092 Datasheet HTML 18Page - STMicroelectronics AN4092 Datasheet HTML 19Page - STMicroelectronics AN4092 Datasheet HTML 20Page - STMicroelectronics AN4092 Datasheet HTML 21Page - STMicroelectronics AN4092 Datasheet HTML 22Page - STMicroelectronics AN4092 Datasheet HTML 23Page - STMicroelectronics AN4092 Datasheet HTML 24Page - STMicroelectronics AN4092 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 38 page
background image
AN4092
FMPLL and crystal oscillator
Doc ID 023080 Rev 2
21/38
2.1.2
Recommended crystals
The following quartzes have been characterized (reports are available on demand):
NX8045GB 4MHz
NX5032GA 8MHz
NX3225GA 16MHz
NX5032GA 40MHz (SPC564A only)
2.2
Crystal or external reference
The configuration pin PLLREF configures the FMPLL clock reference at reset:
Asserted - Indicates that the reference clock comes from the crystal oscillator
Negated - Indicates that the reference clock comes from the external clock generator.
In this case the external clock source must be connected to the EXTAL pin while XTAL
must be grounded.
Assertion or negation of the PLLREF(m) must be done at the beginning of the reset cycle
and kept stable for the whole reset duration.
Note:
PLLCFG1 (SPC564Axx BGA324 only) has no PLL configuration functionality anymore. The
name has been kept for legacy reasons.
2.3
Bypass mode or normal mode
In the bypass mode the FMPLL is completely bypassed and the system clock is driven
either from either the crystal oscillator or by an external clock generator connected to the
EXTAL pin. Bypass mode is the default mode at reset.
In the normal mode the FMPLL receives an input clock frequency from either the crystal
oscillator or by an external clock generator and multiplies the frequency to create the
FMPLL output clock.
2.4
Ramp up
As already mentioned, the default system clock after reset is derived from the oscillator.
During ramp-up, it is not desirable to set the FMPLL to jump directly to full operating
frequency. The frequency can be stepped, with delays to allow the power supply to settle.
For example, the target operating frequency of 150MHz (SPC564Axx only) can be reached
in three steps: first to 40MHz, then 80MHz and finally 150MHz.
m. Refer to the Chapter 3: Configuration pins and unused IOs for more details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com