Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

RM0352 Arkusz danych(PDF) 36 Page - STMicroelectronics

Numer części RM0352
Szczegółowy opis  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 Arkusz danych(HTML) 36 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 32Page - STMicroelectronics RM0352 Datasheet HTML 33Page - STMicroelectronics RM0352 Datasheet HTML 34Page - STMicroelectronics RM0352 Datasheet HTML 35Page - STMicroelectronics RM0352 Datasheet HTML 36Page - STMicroelectronics RM0352 Datasheet HTML 37Page - STMicroelectronics RM0352 Datasheet HTML 38Page - STMicroelectronics RM0352 Datasheet HTML 39Page - STMicroelectronics RM0352 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 138 page
background image
Embedded Flash memory
RM0352
36/138
DocID024647 Rev 1
6.3.6
Unlock registers
The unlock registers UNLOCKM and UNLOCKL form together the special 64-bit code that
must match the two unlock words in the Flash (for more information see
Section 6.5: Flash
protection (ready state).
6.3.7
LFSR register
The LFSR register will be initialized with all ones when the MASS READ command is written
to the COMMAND register. Then every read value is put through the LFSR. The result of the
MASS read is available for readout via the APB bus.
6.4
AHB-Lite
If the processor wants to address the Flash wrapper (READ ONLY), then it has to use the
most significant halfword specified in
Table 23. The least significant halfword of the AHB
address will determine if we are addressing the Flash.
Table 22. Flash 50 ns access time from specifications(1)
FlashConfig[5:4]
FlashConfig[0] = 0 (not registered)
FlashConfig[0] = 1 (registered)
00 (0 wait states)
16 MHz (16 DMIPS)
20 MHz (14 DMIPS)
01 (1 wait states)
20 MHz (14 DMIPS) /
26 MHz (19 DMIPS)
40 MHz (22 DMIPS)
(2)
10 (2 wait states)
40 MHz (22 DMIPS)
(2)
40 MHz (16 DMIPS)
11 (3 wait states)
Not functional 80 MHz
80 MHz (32 DMIPS)
1.
DMIPS for Dhrystone MIPS
®
.
2.
The use of registered data is equivalent to the use of a wait state in term, of Flash access. But for the same
performance, the use of registered data is advisable for power saving.
Table 23. Flash address mapping
Parameter
Value
Address [31:16]
0x1000
Flash range [15:0]
Refer to
Table 2: Memory table on page 14.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com