Flash memory interface

PM0059

10/29

DocID15687 Rev 5

Figure 2. Sequential 32-bit instruction execution

When the code is not sequential (branch), the instruction may not be present in the currently

used instruction line or in the prefetched instruction line. In this case (miss), the penalty in

terms of number of cycles is at least equal to the number of wait states.