PIC17C752-08SLASHCL datasheet(49/328 Pages) MICROCHIP

49 / 328 page

DS30289A-page 49

PIC17C7XX

7.2.2.1

ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the

Arithmetic and Logic Unit and the mode control bits for

the indirect addressing register.

As with all the other registers, the ALUSTA register can

be the destination for any instruction. If the ALUSTA

the Z, DC, C, or OV bits, then the write to these three

bits is disabled. These bits are set or cleared according

to the device logic. Therefore, the result of an instruc-

tion with the ALUSTA register as destination may be

different than intended.

For example, the CLRF ALUSTA, F instruction will clear

the upper four bits and set the Z bit. This leaves the

ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF

and MOVWF instructions be used to alter the ALUSTA

status bits. To see how other instructions affect the sta-

tus bits, see the “Instruction Set Summary.”

The Arithmetic and Logic Unit (ALU) is capable of car-

rying out arithmetic or logical operations on two oper-

ands

single

operand. All

single

operand

instructions operate either on the WREG register or the

given ﬁle register. For two operand instructions, one of

the operands is the WREG register and the other is

either a ﬁle register or an 8-bit immediate constant.

Note 1: The C and DC bits operate as a borrow

and digit borrow bit, respectively, in sub-

traction. See the SUBLW and SUBWF

instructions for examples.

Note 2: The overﬂow bit will be set if the 2’s com-

plement result exceeds +127 or is less

than -128.

FIGURE 7-6:

ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

R/W - 1

R/W - x

FS3

FS2

FS1

FS0

R = Readable bit

W = Writable bit

-n = Value at POR reset

(x = unknown)

bit7

bit0

bit 7-6:

FS3:FS2: FSR1 Mode Select bits

00 = Post auto-decrement FSR1 value

01 = Post auto-increment FSR1 value

1x = FSR1 value does not change

bit 5-4:

FS1:FS0: FSR0 Mode Select bits

00 = Post auto-decrement FSR0 value

01 = Post auto-increment FSR0 value

1x = FSR0 value does not change

bit 3:

OV: Overﬂow bit

This bit is used for signed arithmetic (2’s complement). It indicates an overﬂow of the 7-bit magnitude,

which causes the sign bit (bit7) to change state.

1 = Overﬂow occurred for signed arithmetic, (in this arithmetic operation)

0 = No overﬂow occurred

bit 2:

Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The results of an arithmetic or logic operation is not zero

bit 1:

DC: Digit carry/borrow bit

For ADDWF and ADDLW instructions.

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

Note: For borrow the polarity is reversed.

bit 0:

C: carry/borrow bit

For ADDWF and ADDLW instructions. Note that a subtraction is executed by adding the two’s complement

of the second operand.

For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source

1 = A carry-out from the most signiﬁcant bit of the result occurred

0 = No carry-out from the most signiﬁcant bit of the result

Note: For borrow the polarity is reversed.

PIC17C752-08/CL Arkusz danych(PDF) 49 Page - Microchip Technology

PIC17C752-08/CL Arkusz danych(HTML) 49 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL