| Zakładka z wyszukiwarką danych komponentów |
|
SIO1007 Arkusz danych(PDF) 64 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SIO1007 Arkusz danych(HTML) 64 Page - Microchip Technology |
|
64 / 108 page ![]() SIO1007 DS00002020A-page 64 2005 - 2015 Microchip Technology Inc. Note 18-6 The CIRTX pin will tristate when this combination is selected. Outputs Inactive: CIRTX is High-Z, regardless of mode of CIRCC2 and state of CIRCC2 Power Control bit. 18.4.12 CR0B Register CR0B is reserved. The default value of this register after power up is 00H. 18.4.13 CR0C CR0C can only be accessed in the configuration state and after the CSR has been initialized to 0CH. CR0C controls the operating mode of the UART. This register is reset to the default state by a POR or a hardware reset. 6,7 IRCC2 Output Mux These bits are used to select IRCC2 Output Mux Mode. BIT7 BIT6 MUX MODE 0 0 Active device to COM port (Default). This port in not connected. When Serial Port 2 is inactive (Power Control bit = 0), then the IRTX2 pin is low. 0 1 Active device to IR port. is the IRRX2, IRTX2 are selected. When Serial Port 2 is inactive (Power Down bit = 0), then IRTX2 pin is low. 1 0 Reserved. 1 1 Outputs Inactive: IRTX2 is High-Z, regardless of mode of UART2 and state of UART2 Power Control bit. TABLE 18-11: CR0C UART Mode Type: R/W Default: 0X02 ON VCC POR AND PCI RESET BIT NO. BIT NAME DESCRIPTION 0 UART 2 RCV Polarity 0 = RX input active high (default). 1 = RX input active low. 1 UART 2 XMIT Polarity 0 = TX output active high. 1 = TX output active low (default). 2 UART 2 Duplex This bit is used to define the FULL/HALF DUPLEX operation of UART 2. 1 = Half duplex 0 = Full duplex (default) 3, 4, 5 UART 2 MODE UART 2 Mode 5 4 3 0 0 0 Standard COM Functionality (default) 0 0 1 IrDA (HPSIR) 0 1 0 Amplitude Shift Keyed IR 0 1 1 Reserved 1 x x Reserved 6 UART 1 Speed This bit enables the high speed mode of UART 1. 1 = High speed enabled 0 = Standard (default) 7 UART 2 Speed This bit enables the high speed mode of UART 2. 1 = High speed enabled 0 = Standard (default) TABLE 18-10: CR0A (CONTINUED) IR MUX Type: R/W Default: 0x00 on VTR POR; 00xx0000b VCC POR; Bits[7:6] = 00 on PCI RESET BIT NO. BIT NAME DESCRIPTION |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |