ACE25C200G datasheet(3/48 Pages) ACE

3 / 48 page

ACE25C200G

2M BIT SPI NOR FLASH

VER 1.1

Signal Description

During all operations, VCC must be held stable and within the specified valid range: VCC(min) to

VCC(max).

All of the input and output signals must be held High or Low (according to voltages of VIH, VOH, VIL or

VOL, see Section Table17 DC Electrical Characteristics on page 41). These signals are

Signal Names

Table 1

Pin No

Pin Name

I/O

Description

/CS

Chip Select

SO (IO1)

I/O

Serial Output for single bit data Instructions. IO1 for Dual or Quad

Instructions.

/WP (IO2)

I/O

Write Protect in single bit or Dual data Instructions. IO2 in Quad mode.

The signal has an internal pull-up resistor and may be left unconnected in

the host system if not used for Quad Instructions.

VSS

Ground

SI (IO0)

I/O

Serial Input for single bit data Instructions. IO0 for Dual or Quad

Instructions.

SCLK

Serial Clock

/HOLD# (IO3)

I/O

Hold (pause) serial transfer in single bit or Dual data Instructions. IO3 in

Quad-I/O mode. The signal has an internal pull-up resistor and may be

left unconnected in the host system if not used for Quad Instructions.

VCC

Core and/ O Power Supply

Ordering information

ACE25C200G XX +

U: Tube

T: Tape and Reel

Pb - free

DP: DIP-8

FM: SOP-8 (150mil)

TM: TSSOP-8

Halogen-free

ACE25C200G Arkusz danych(PDF) 3 Page - ACE Technology Co., LTD.

ACE25C200G Arkusz danych(HTML) 3 Page - ACE Technology Co., LTD.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Arkusz danych Pobierz

Link URL