Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TB6634FNG Arkusz danych(PDF) 6 Page - Toshiba Semiconductor

Numer części TB6634FNG
Szczegółowy opis  3-Phase Full-Wave Sine-Wave PWM Brushless Motor Controller
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TOSHIBA [Toshiba Semiconductor]
Strona internetowa  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TB6634FNG Arkusz danych(HTML) 6 Page - Toshiba Semiconductor

Back Button TB6634FNG Datasheet HTML 2Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 3Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 4Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 5Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 6Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 7Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 8Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 9Page - Toshiba Semiconductor TB6634FNG Datasheet HTML 10Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
TB6634FNG
2015-4-3
6
Pin
Symbol
Input/Output Signal
Internal Circuit
Gain setting
(Lead angle control circuitry)
Gin
Gout
Non-inverting amplifier
25 dB max
Gout output voltage
Low: GND
High: VCC - 1.7 V
Peak hold
(Lead angle control circuitry)
PH
A peak-hold capacitor and a
discharge resistor are connected to
the PH pin.
Recommended R/C: 100 kΩ/0.1 μF
Lowpass filter/
Lead angle control input
(Lead angle control circuitry)
LPF/LA
A capacitor for the RC lowpass filter
is connected to this pin.
A 100-kΩ (typ.) resistor is
contained on-chip.
Recommended C value: 0.1 μF
In case lead angle is fixed
externally,
UL is connected to Vrefout. Setting
voltage is input to LA pin.
Input range 0 to 5.0 V (Vrefout)
Input voltage of Vrefout or more is
fixed to maximum lead angle of
58°.
Lead angle (5-bit AD)
0 V: 0°
5 V: 58°
Upper limit for LA
UL
If the voltage applied to the LA
input exceeds the upper limit set by
this input, it is clipped to limit the
lead angle.
UL = 0 to 5.0 V
Current limit control input
Idc
Analog filter time constant 1 μs
(typ.)
Digital filter 5 CLK@fOSC
When the Idc voltage exceeds 0.3
V (typ.), the commutation signal
outputs low. (It is deactivated after
a carrier cycle)
If Ids is open, all the commutation
outputs are disabled.
VCC
100 Ω
Vrefout
200 kΩ
Comparator
Gout
Gin
100 Ω
VCC
100 kΩ
100 Ω
VCC
100 Ω
100 Ω
VCC
VCCt
Gin
Gout
Idc
To peak
hold
circuitry
100 Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com