LP8553 datasheet(24/42 Pages) TI1

24 / 42 page

'0'

Slave Address

(7 bits)

Control Register Add.

(8 bits)

Data- Data

(8 bits)

R/W

Data transfered, byte +

Ack/NAck

Slave Address

(7 bits)

'1' A

R/W

Direction of the transfer

will change at this point

From Master to Slave

From Slave to Master

A - ACKNOWLEDGE (SDA Low)

S - START CONDITION

P - STOP CONDITION

Sr - REPEATED START CONDITION

NA - ACKNOWLEDGE (SDA High)

'0'

Slave Address

(7 bits)

Control Register Add.

(8 bits)

R/W

From Master to Slave

From Slave to Master

A - ACKNOWLEDGE (SDA Low)

S - START CONDITION

P - STOP CONDITION

Data transfered,

byte + Ack

LP8553

SNVS701B – SEPTEMBER 2011 – REVISED JANUARY 2014

www.ti.com

•

Master sends the slave address (7 bits) and the data direction bit (r/w = 1).

•

Slave sends acknowledge signal if the slave address is correct.

•

Slave sends data byte from addressed register.

•

If the master device sends acknowledge signal, the control register address will be incremented by one. Slave

device sends data byte from addressed register.

•

Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop

condition.

Table 1. Data Read and Write Cycles

Address Mode

<Slave Address><r/w = 0>[Ack]

<Register Addr.>[Ack]

Data Read

<Slave Address><r/w = 1>[Ack]

[Register Data]<Ack or NAck>

… additional reads from subsequent register address possible

<Slave Address><r/w=’0’>[Ack]

<Register Addr.>[Ack]

Data Write

<Register Data>[Ack]

… additional writes to subsequent register address possible

<>Data from master [ ] Data from slave

Submit Documentation Feedback

Product Folder Links: LP8553

LP8553 Arkusz danych(PDF) 24 Page - Texas Instruments

LP8553 Arkusz danych(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Arkusz danych Pobierz

Link URL