| Zakładka z wyszukiwarką danych komponentów |
|
AP0101CS Arkusz danych(PDF) 10 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AP0101CS Arkusz danych(HTML) 10 Page - ON Semiconductor |
|
10 / 42 page ![]() AP0101CS/D Rev. 7, 1/16 EN 10 ©Semiconductor Components Industries, LLC,2016. AP0101CS HDR: Image Signal Processor (ISP) System Interfaces Note: If the system cannot support this power supply slew rate, then power supplies must be designed to overcome inrush currents in Table 24, “Inrush Current,” on page 38. Reset The AP0101CS has 3 types of reset available: • A hard reset is issued by toggling the RESET_BAR signal • A soft reset is issued by writing commands through the two-wire serial interface • An internal power-on reset Table 7 shows the output states when the part is in various states. Table 6: Power-Up and Power-Down Signal Timing Symbol Parameter Min Typ Max Unit t1 Delay from VDDIO_H to VDDIO_S, VDDIO_OTPM 0 – 50 ms t2 Delay from VDDIO_H to VDD_REG 0 – 50 ms t3 EXTCLK activation t2 + 1 – – ms t4 First serial command 100 – – EXTCLK cycles t5 EXTCLK cutoff t6 – – ms t6 Delay from VDD_REG to VDDIO_H 0 – 50 ms t7 Delay from VDDIO_S, VDDIO_OTPM to VDDIO_H 0 – 50 ms dv/dt Power supply ramp time (slew rate) – – 0.1 V/s Table 7: Output States Name Hardware States Firmware States Notes Reset State Default State Hard Standby Soft Standby Streaming Idle EXTCLK (clock running or stopped) (clock running) (clock running or stopped) (clock running) (clock running) (clock running) Input XTAL n/a n/a n/a n/a n/a n/a Input RESET_BAR (asserted) (negated) (negated) (negated) (negated) (negated) Input SCLK n/a n/a (clock running or stopped) (clock running or stopped) (clock running or stopped) (clock running or stopped) Input. Must always be driven to a valid logic level SDATA High- impedance High- impedance High- impedance High- impedance High- impedance High- impedance Input/Output. A valid logic level should be established by pull- up SADDR n/a n/a n/a n/a n/a n/a Input. Must always be driven to a valid logic level FRAME_SYNC n/a n/a n/a n/a n/a n/a Input. Must always be driven to a valid logic level STANDBY n/a (negated) (asserted) (negated) (negated) (negated) Input. Must always be driven to a valid logic level |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |