Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AP0101CS Arkusz danych(PDF) 10 Page - ON Semiconductor

Numer części AP0101CS
Szczegółowy opis  High-Dynamic Range (HDR) Image Signal Processor (ISP)
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ONSEMI [ON Semiconductor]
Strona internetowa  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AP0101CS Arkusz danych(HTML) 10 Page - ON Semiconductor

Back Button AP0101CS Datasheet HTML 6Page - ON Semiconductor AP0101CS Datasheet HTML 7Page - ON Semiconductor AP0101CS Datasheet HTML 8Page - ON Semiconductor AP0101CS Datasheet HTML 9Page - ON Semiconductor AP0101CS Datasheet HTML 10Page - ON Semiconductor AP0101CS Datasheet HTML 11Page - ON Semiconductor AP0101CS Datasheet HTML 12Page - ON Semiconductor AP0101CS Datasheet HTML 13Page - ON Semiconductor AP0101CS Datasheet HTML 14Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 42 page
background image
AP0101CS/D Rev. 7, 1/16 EN
10
©Semiconductor Components Industries, LLC,2016.
AP0101CS HDR: Image Signal Processor (ISP)
System Interfaces
Note:
If the system cannot support this power supply slew rate, then power supplies must be designed
to overcome inrush currents in Table 24, “Inrush Current,” on page 38.
Reset
The AP0101CS has 3 types of reset available:
• A hard reset is issued by toggling the RESET_BAR signal
• A soft reset is issued by writing commands through the two-wire serial interface
• An internal power-on reset
Table 7 shows the output states when the part is in various states.
Table 6:
Power-Up and Power-Down Signal Timing
Symbol Parameter
Min
Typ
Max
Unit
t1
Delay from VDDIO_H to VDDIO_S, VDDIO_OTPM
0
50
ms
t2
Delay from VDDIO_H to VDD_REG
0
50
ms
t3
EXTCLK activation
t2 + 1
ms
t4
First serial command
100
EXTCLK cycles
t5
EXTCLK cutoff
t6
ms
t6
Delay from VDD_REG to VDDIO_H
0
50
ms
t7
Delay from VDDIO_S, VDDIO_OTPM to VDDIO_H
0
50
ms
dv/dt
Power supply ramp time (slew rate)
0.1
V/s
Table 7:
Output States
Name
Hardware States
Firmware States
Notes
Reset State
Default State Hard Standby
Soft Standby
Streaming
Idle
EXTCLK
(clock
running or
stopped)
(clock
running)
(clock running
or stopped)
(clock
running)
(clock
running)
(clock
running)
Input
XTAL
n/a
n/a
n/a
n/a
n/a
n/a
Input
RESET_BAR
(asserted)
(negated)
(negated)
(negated)
(negated)
(negated)
Input
SCLK
n/a
n/a
(clock running
or stopped)
(clock running
or stopped)
(clock running
or stopped)
(clock running
or stopped)
Input. Must always
be driven to a valid
logic level
SDATA
High-
impedance
High-
impedance
High-
impedance
High-
impedance
High-
impedance
High-
impedance
Input/Output. A
valid logic level
should be
established by pull-
up
SADDR
n/a
n/a
n/a
n/a
n/a
n/a
Input. Must always
be driven to a valid
logic level
FRAME_SYNC
n/a
n/a
n/a
n/a
n/a
n/a
Input. Must always
be driven to a valid
logic level
STANDBY
n/a
(negated)
(asserted)
(negated)
(negated)
(negated)
Input. Must always
be driven to a valid
logic level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com