STM32L011X3 datasheet(29/115 Pages) STMICROELECTRONICS

29 / 115 page

Functional overview

STM32L011x3/4

29/115

DocID027973 Rev 4

3.14.4

Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is

clocked from an independent 37 kHz internal RC and, as it operates independently of the

main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog

to reset the device when a problem occurs, or as a free-running timer for application timeout

management. It is hardware- or software-configurable through the option bytes. The counter

can be frozen in debug mode.

3.14.5

Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It

can be used as a watchdog to reset the device when a problem occurs. It is clocked from

the main clock. It has an early warning interrupt capability and the counter can be frozen in

debug mode.

3.15

Communication interfaces

3.15.1

I2C bus

One I2C interface (I2C1) can operate in multimaster or slave modes. The I2C interface can

support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast

Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

The I2C interface supports 7-bit and 10-bit addressing modes, multiple 7-bit slave

addresses (2 addresses, 1 with configurable mask). They also include programmable

analog and digital noise filters.

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability,

Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and

ALERT protocol management. I2C1 also has a clock domain independent from the CPU

clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Refer to Table 9 for the supported modes and features of I2C interface.

Table 8. Comparison of I2C analog and digital filters

Analog filter

Digital filter

Pulse width of

suppressed spikes

≥ 50 ns

Programmable length from 1 to 15

I2C peripheral clocks

Benefits

Available in Stop mode

1. Extra filtering capability vs.

standard requirements.

2. Stable length

Drawbacks

Variations depending on

temperature, voltage, process

Wakeup from Stop on address

match is not available when digital

filter is enabled.

STM32L011X3 Arkusz danych(PDF) 29 Page - STMicroelectronics

STM32L011X3 Arkusz danych(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL