MPC855 datasheet(5/76 Pages) MOTOROLA

5 / 76 page

MOTOROLA

MPC860 Family Hardware Speciﬁcations

Features

— Three parallel I/O registers with open-drain capability

•

Four baud-rate generators (BRGs)

— Independent (can be connected to any SCC or SMC)

— Allow changes during operation

— Autobaud support option

•

Four serial communications controllers (SCCs)

— Ethernet/IEEE 802.3 optional on SCC1–4, supporting full 10-Mbps operation

(available only on specially programmed devices).

— HDLC/SDLC (all channels supported at 2 Mbps)

— HDLC bus (implements an HDLC-based local area network (LAN))

— Asynchronous HDLC to support PPP (point-to-point protocol)

— AppleTalk

— Universal asynchronous receiver transmitter (UART)

— Synchronous UART

— Serial infrared (IrDA)

— Binary synchronous communication (BISYNC)

— Totally transparent (bit streams)

— Totally transparent (frame based with optional cyclic redundancy check (CRC))

•

Two SMCs (serial management channels)

— UART

— Transparent

— General circuit interface (GCI) controller

— Can be connected to the time-division multiplexed (TDM) channels

•

One SPI (serial peripheral interface)

— Supports master and slave modes

— Supports multimaster operation on the same bus

•

One I2C (inter-integrated circuit) port

— Supports master and slave modes

— Multiple-master environment support

•

Time-slot assigner (TSA)

— Allows SCCs and SMCs to run in multiplexed and/or non-multiplexed operation

— Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user

deﬁned

— 1- or 8-bit resolution

MPC855 Arkusz danych(PDF) 5 Page - Motorola, Inc

MPC855 Arkusz danych(HTML) 5 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Arkusz danych Pobierz

Link URL