ADE7754AR datasheet(40/44 Pages) AD

40 / 44 page

REV. PrG 01/03

PRELIMINARY TECHNICAL DATA

ADE7754

– 40 –

Measurement Mode Register (0Bh)

The configuration of the period and Peak

measurements made by the ADE7754 are defined by writing to the MMODE

Table XII MMODE Register

Bit

Default

Location

Mnemonic

Value

Description

0-1

PERDSEL

These bits are used to select the source of the measurement of the voltage line period.

bit 1

bit 0

Source

Phase A

Phase B

Phase C

Reserved

2-3

PEAKSEL

These bits select the line voltage and current phase used for the PEAK detection. If the

selected line voltage is above the level defined in the PKVLVL register, the PKV flag in

the Interrupt Status register is set. If the selected current input is above the level defined

in the PKILVL register, the PKI flag in the Interrupt Status register is set.

bit 3

bit 2

Source

Phase A

Phase B

Phase C

Reserved

4-6

ZXSEL

These bits select the phases used for counting the number of zero crossing in the Line

Active and Apparent accumulation modes as well as enabling these phases for the Zero-

Crossing Time out detection, Zero-crossing, Period measurement and SAG detection. bit

4, 5 and 6 select Phase A, Phase B and Phase C respectively.

Reserved

Waveform Mode Register (0Ch)

The Waveform sampling mode of the ADE7754 is defined by

writing to the WAVMODE register. Table XIII below

summarizes the functionality of each bit in the WAVMODE register .

Table XIII WAVMODE Register

Bit

Default

Location

Mnemonic

Value

Description

0-2

WAVSEL

These bits are used to select the source of the Waveform sample

bit 2

bit 1

bit 0

Source

Voltage Phase A

Voltage Phase B

Voltage Phase C

Current Phase A

Current Phase B

Current Phase C

0 or 1

Reserved

3-4

DTRT

These bits are used to select the Waveform sampling update rate

bit 4

bit 3

Update rate

26.0ksps (CLKIN/3/128)

13.0ksps (CLKIN/3/256)

6.5ksps (CLKIN/3/512)

3.3ksps (CLKIN/3/1024)

LVARSEL

This bit is used to enable the accumulation of the Line VAR energy into the LAENERGY

ADE7754AR Arkusz danych(PDF) 40 Page - Analog Devices

ADE7754AR Arkusz danych(HTML) 40 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Arkusz danych Pobierz

Link URL