Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

PC97307VUL Arkusz danych(PDF) 21 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numer części PC97307VUL
Szczegółowy opis  PC87307/PC97307 Plug and Play Compatible and PC97 Compliant SuperI/O
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NSC [National Semiconductor (TI)]
Strona internetowa  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC97307VUL Arkusz danych(HTML) 21 Page - National Semiconductor (TI)

Back Button PC97307VUL Datasheet HTML 17Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 18Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 19Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 20Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 21Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 22Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 23Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 24Page - National Semiconductor (TI) PC97307VUL Datasheet HTML 25Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 218 page
background image
21
Signal/Pin Connection and Description
www.national.com
SOUT2,1
148, 138
UART1,
UART2
Output
Group 17
Serial Output – This output signal sends composite serial data to the
communications link (peripheral device, modem or other data transfer
device).
The SOUT2,1 signals are set active high after a Master Reset (MR).
SOUT2 is multiplexed with CFG3. SOUT1 is multiplexed with CFG0.
STB
112
Parallel Port
I/O
Group 13
Data Strobe – This output signal indicates to the printer that valid
data is available at the printer port.
This signal is in TRI-STATE after a 0 is loaded into the corresponding
control register bit.
An external 4.7 K
Ω pull-up resistor should be employed.
This signal is multiplexed wiTH WRITE.
STEP
91
FDC
Output
Group 16
Step – This output signal issues pulses to the disk drive at a software
programmable rate to move the head during a seek operation.
SWITCH
66
APC
Input
Group 7
Switch On/Off – Indicates a request to the APC to switch the power
on or off. When VDD does not exist, a high to low transition on this
signal indicates a Switch On request. When VDD exists, a high to low
transition on this pin indicates a Switch Off request.
The pin has an internal pull-up of 1 M
Ω (nominal), a schmitt-trigger
input buffer and debounce protection of at least 16 msec.
TC
35
ISA-Bus
Input
Group 1
DMA Terminal Count – The DMA controller issues TC to indicate
the termination of a DMA transfer. TC is accepted only when a DACK
signal is active.
TC is active high in PC-AT mode, and active low in PS/2 mode.
TRK0
96
FDC
Input
Group 1
Track 0 – This input signal indicates to the controller that the head of
the selected floppy disk drive is at track 0.
VBAT
64
RTC and
APC
Input
Battery Power Supply – Power signal from the battery to the Real-
Time Clock (RTC) or for Advanced Power Control (APC) when VCCH
is less than VBAT (by at least 0.5 V). VBAT includes a UL protection
resistor.
VCCH
65
RTC and
APC
Input
VCC Help Power Supply – This signal provides power to the RTC or
APC when VCCH is higher than VBAT (by at least 0.5 V).
VDD
1, 24, 61,
100, 121,
140
Power
Supply
Input
Main 5 V Power Supply – This signal is the 5 V supply voltage for
the digital circuitry.
VSS
2, 11, 25,
40, 60,
101, 120,
130, 139
Power
Supply
Output
Ground – This signal provides the ground for the digital circuitry.
WAIT
111
Parallel Port
Input
Group 2
Wait – In EPP mode, the parallel port device uses this signal to
extend its access cycle. WAIT is active low. It is internally connected
to a nominal 25 K
Ω pull-down resistor.
This signal is multiplexed with BUSY. See Table 6-12 on page 134 for
more information.
WDATA
89
FDC
Output
Group 16
Write Data (FDC) – This output signal holds the write
precompensated serial data that is written to the selected floppy disk
drive. Precompensation is software selectable.
WDO
156
Power
Management
Output
Group 10
WATCHDOG Out – This output pin becomes low when a
WATCHDOG time-out occurs. See “The WATCHDOG Feature” on
page 172. This pin is configured by bit 6 of the SuperI/O
Configuration Register 2.
This signal is multiplexed with GPIO17.
Signal/Pin
Name
Pin
Number
Module
I/O and
Group #
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com