ST7FOXU0 datasheet(73/123 Pages) STMICROELECTRONICS

73 / 123 page

ST7FOXU0

On-chip peripherals

73/123

10.2.4

Low power modes

10.2.5

Interrupts

Note:

The interrupt events are connected to separate interrupt vectors (see Interrupts chapter).

They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt

mask in the CC register is reset (RIM instruction).

only if CK0=1 and CK1=0

10.2.6

TImer Control Status Register (ATCSR)

Reset Value: 0000 0000 (00h)

Bits 7:5 = Reserved, must be kept cleared.

Bits 4:3 = CK[1:0] Counter Clock Selection.

These bits are set and cleared by software and cleared by hardware after a reset. They

select the clock frequency of the counter.

Table 25.

Counter clock selection

Mode

Description

Slow

The input frequency is divided by 32

Wait

No effect on AT timer

Active-Halt

AT timer halted except if CK0=1, CK1=0 and OVFIE=1

Halt

AT timer halted

Interrupt Event 1)

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

Exit

from

Active-Halt

Overflow Event

OVF

OVFIE

Yes

Yes2)

CMP Event

CMPFx

CMPIE

Yes

CK1

CK0

OVF

OVFIE

CMPIE

Read/Write

Counter Clock Selection

CK1

CK0

OFF

fLTIMER (1 ms timebase @ 8 MHz)

fCPU

Reserved

ST7FOXU0 Arkusz danych(PDF) 73 Page - STMicroelectronics

ST7FOXU0 Arkusz danych(HTML) 73 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL