STA311B datasheet(32/102 Pages) STMICROELECTRONICS

32 / 102 page

Registers

STA311B

32/102

DocID024340 Rev 1

Fs autodetection

When FXLRC0 = ‘0’ (see 0x70 register), the autodetection function is disabled, IR[1:0] and BST32K

must be set via I²C. When FXLRC0 = ‘1’ the autodetection function is enabled, then IR and BST32K

will be set automatically based on Fs. Before and after enabling the function m, LRCKI must be stable

for at least 3 cycles with a fixed Fs as reference. After 3 fixed Fs cycles when the function has been

enabled, the real Fs can be fed to LRCKI.

Interpolation ratio select

The STA311B has variable interpolation (oversampling) settings such that internal

processing and FFX output rates remain consistent. The first processing block interpolates

by either 4 times, 2 times, or 1 time (pass-through).

The oversampling ratio of this interpolation is determined by the IR bits.

Setting the DSPB bit bypasses the biquad function of the processing core of the STA311B.

Bit

RST

Name

Description

IR0

Interpolation ratio select: selects internal

interpolation ratio based on input I²S sample

frequency

4RW

IR1

IR[1,0]

Input sample rate

Fs (kHz)

1st stage interpolation ratio

4-times oversampling

44.1

4-times oversampling

88.2

2-times oversampling

176.4

Pass-through

192

Pass-through

DSD

DSD to 176.4 kHz conversion

Bit

RST

Name

Description

DSPB

DSP bypass bit:

0: normal operation

1: bypass of biquad and bass/treble functions

COS[1,0]

CKOUT frequency

PLL output

PLL output / 4

PLL output / 8

PLL output / 16

STA311B Arkusz danych(PDF) 32 Page - STMicroelectronics

STA311B Arkusz danych(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL