Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

MPC823 Arkusz danych(PDF) 37 Page - Freescale Semiconductor, Inc

Numer części MPC823
Szczegółowy opis  This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC823.
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FREESCALE [Freescale Semiconductor, Inc]
Strona internetowa  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC823 Arkusz danych(HTML) 37 Page - Freescale Semiconductor, Inc

Back Button MPC823 Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 41Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 70 page
background image
MPC823 ELECTRICAL SPECIFICATIONS
37
Table 7. JTAG Timing
NUM
CHARACTERISTIC
25MHZ
40MHZ
50MHZ
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
J82
TCK cycle time
100
Ñ
100
Ñ
100
Ñ
ns
J83
TCK clock pulse width measured at 1.5V
40
Ñ
40
Ñ
40
Ñ
ns
J84
TCK rise and fall times
0
10
0
10
0
10
ns
J85
TMS, TDI data setup time
5Ñ5Ñ5Ñ
ns
J86
TMS, TDI data hold time
25
Ñ
25
Ñ
25
Ñ
ns
J87
TCK low to TDO data valid
Ñ
27
Ñ
27
Ñ
27
ns
J88
TCK low to TDO data invalid
0Ñ0Ñ0Ñ
ns
J89
TCK low to TDO high impedance
Ñ
20
Ñ
20
Ñ
20
ns
J90
TRST assert time
100
Ñ
100
Ñ
100
Ñ
ns
J91
TRST setup time to TCK low
40
Ñ
40
Ñ
40
Ñ
ns
J92
TCK falling edge to output valid
Ñ
50
Ñ
50
Ñ
50
ns
J93
TCK falling edge to ouput valid out of high impedance
Ñ
50
Ñ
50
Ñ
50
ns
J94
TCK falling edge to output high impedance
Ñ
50
Ñ
50
Ñ
50
ns
J95
Boundary scan input valid to TCK rising edge
50
Ñ
50
Ñ
50
Ñ
ns
J96
TCK rising edge to boundary scan input invalid
50
Ñ
50
Ñ
50
Ñ
ns
Figure 33. JTAG Test Clock Input Timing Diagram
TCK
J84
J83
J82
J82
J84
J83
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com