Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MPC823 Arkusz danych(PDF) 65 Page - Freescale Semiconductor, Inc

Numer części MPC823
Szczegółowy opis  This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC823.
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  FREESCALE [Freescale Semiconductor, Inc]
Strona internetowa  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC823 Arkusz danych(HTML) 65 Page - Freescale Semiconductor, Inc

Back Button MPC823 Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 69Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 70 page
background image
MPC823 ELECTRICAL SPECIFICATIONS
65
Tcyc is the cycle time of the LCD clock (shift clock). Tdelay is a circuit delay that is specified in
the AC electrical specifications. 1Ð16 lines is a time period that can vary between one scan line
and 16, depending on how the LCD controller is programmed in the VPW field of the LCVCR.
0Ð1,023 lines is a time period that can vary between 0 and 1,023 scan lines in the WBF field of
the LCVCR.
Table 21. LCD Controller Timing
NUM
CHARACTERISTIC
25MHZ
40MHZ
50MHZ
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
220
Shift clock cycle time
40
Ñ
40
Ñ
40
Ñ
nsec
221
Shift clock high time
20
Ñ
20
Ñ
20
Ñ
nsec
223
CLOCK/HSYNC/VSYNC/OE rise and fall
times
Ñ
10
Ñ
10
Ñ
10
nsec
224
Data valid delay from shift clock high
Ñ
15
Ñ
15
Ñ
15
nsec
225
VSYNC to HSYNC setup time1
5Ñ5Ñ5Ñ
T
226
VSYNC hold time
1Ñ1Ñ1Ñ
T
227
HSYNC pulse width
4Ñ4Ñ4Ñ
T
228
Time from clock falling edge to HSYNC
rising edge
4.5
Ñ
4.5
Ñ
4.5
Ñ
T
229
Time from HSYNC falling edge to clock
rising edge2
4Ñ4Ñ4Ñ
T
230
AC active delay
Ñ
25
Ñ
25
Ñ
25
nsec
231
VSYNC pulse width (TFT)
1
16
1
16
1
16
Line
232
HSYNC to OE delay3
4Ñ4Ñ4Ñ
T
233
OE to HSYNC delay
4Ñ4Ñ4Ñ
T
234
VSYNC to OE delay (TFT)
0
1,023
0
1,023
0
1,023
T
235
VSYNC/HSYNC/OE active delay (TFT)
Ñ
15
Ñ
15
Ñ
15
nsec
236
Wait between frames4
WBF
Ñ
WBF
Ñ
WBF
Ñ
Line
NOTES:
1.
T = shift clock cycle (220).
2.
This number is given for wbl(wait between lines)
£ 2. For wbl=n {n>2} the timing will be (n+2)T.
3.
This number is given for wbl(wait between lines)
£ 2. For wbl=n {n>2} the timing will be (n+2)T.
4.
Wait Between Frames (WBF) is a programmable parameter.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com