TAS3001CPWR datasheet(24/56 Pages) TI

24 / 56 page

3−4

3.2.5

I2C Serial Port Timing

PARAMETER

MIN

MAX

UNIT

f(scl)

SCL clock frequency

100

kHz

tBUF

Bus free time between start and stop

4.7

µs

tw(low)

Pulse duration, SCL clock low (see Note 1)

4.7

µs

tw(high)

Pulse duration, SCL clock high (see Note 2)

µs

th(STA)

Hold time, repeated start

µs

tsu(STA)

Setup time, repeated start

4.7

µs

th(DAT)

Hold time, data

0†

µs

tsu(DAT)

Setup time, data

250

Rise time for SDA and SCL

1000

Fall time for SDA and SCL

300

tsu(STO)

Setup time for stop condition

µs

† A device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.

NOTES:

1. tw(low) is measured from the end of tf to the beginning of tr.

2. tw(high) is measured from the end of tr to the beginning of tf.

Valid

Data Line

Stable

Change of Data

Allowed

SDA

SCL

tBUF

th(STA)

th(DAT)

tsu(DAT)

tsu(STA)

th(STA)

tsu(STO)

Figure 3−4. I2C Serial Port Timing

TAS3001CPWR Arkusz danych(PDF) 24 Page - Texas Instruments

TAS3001CPWR Arkusz danych(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Arkusz danych Pobierz

Link URL