AD7152_17 datasheet(5/24 Pages) AD

5 / 24 page

Data Sheet

AD7152/AD7153

Rev. A | Page 5 of 24

TIMING SPECIFICATIONS

VDD = 2.7 V to 3.6 V; GND = 0 V; Input Logic 0 = 0 V; Input Logic 1 = VDD; −40°C to +85°C, unless otherwise noted.

Table 2.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

SERIAL INTERFACE1, 2

See Figure 3.

SCL Frequency

400

kHz

SCL High Pulse Width, tHIGH

0.6

µs

SCL Low Pulse Width, tLOW

1.3

µs

SCL, SDA Rise Time, tR

0.3

µs

SCL, SDA Fall Time, tF

0.3

µs

Hold Time (Start Condition), tHD;STA

0.6

µs

After this period, the first clock is generated.

Set-Up Time (Start Condition), tSU;STA

0.6

µs

Relevant for repeated start condition.

Data Set-Up Time, tSU;DAT

0.1

µs

Setup Time (Stop Condition), tSU;STO

0.6

µs

Data Hold Time, tHD;DAT (Master)

0.01

µs

Bus-Free Time (Between Stop and Start Conditions, tBUF)

1.3

µs

Sample tested during initial release to ensure compliance.

All input signals are specified with input rise/fall times = 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs;

output load = 10 pF.

tLOW

tHD;STA

tHD;DAT

tSU;DAT

tSU;STA

tHD;STA

tSU;STO

tHIGH

SCL

SDA

tBUF

Figure 3. Serial Interface Timing Diagram

AD7152 Arkusz danych(PDF) 5 Page - Analog Devices

AD7152 Arkusz danych(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Arkusz danych Pobierz

Link URL