Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

AD6650/PCB Arkusz danych(PDF) 7 Page - Analog Devices

Numer części AD6650/PCB
Szczegółowy opis  GSM/EDGE Narrow-Band Receiver
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD6650/PCB Arkusz danych(HTML) 7 Page - Analog Devices

Back Button AD6650/PCB Datasheet HTML 3Page - Analog Devices AD6650/PCB Datasheet HTML 4Page - Analog Devices AD6650/PCB Datasheet HTML 5Page - Analog Devices AD6650/PCB Datasheet HTML 6Page - Analog Devices AD6650/PCB Datasheet HTML 7Page - Analog Devices AD6650/PCB Datasheet HTML 8Page - Analog Devices AD6650/PCB Datasheet HTML 9Page - Analog Devices AD6650/PCB Datasheet HTML 10Page - Analog Devices AD6650/PCB Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 45 page
background image
AD6650
Rev. A | Page 6 of 44
MICROPROCESSOR PORT TIMING CHARACTERISTICS
All timing specifications valid over VDD range of 3.0 V to 3.45 V and VDDIO range of 3.0 V to 3.45 V.
Table 5. Microprocessor Port, Mode INM (MODE = 0); Asynchronous Operation
Parameter
Symbol
Temp
Test Level
Min
Typ
Max
Unit
WRITE TIMING
WR (R/W) to RDY (DTACK) Hold Time1
tHWR
Full
IV
0.0
ns
Address/Data to WR (R/W) Setup Time1
tSAM
Full
IV
0.0
ns
Address/Data to RDY (DTACK) Hold Time1
tHAM
Full
IV
0.0
ns
WR (R/W) to RDY (DTACK) Delay
tDRDY2
Full
IV
9.0
15.0
ns
WR (R/W) to RDY (DTACK) High Delay1
tACC
Full
IV
4 × tCLK
13 × tCLK
ns
READ TIMING
Address to RD (DS) Setup Time1
tSAM
Full
IV
0.0
ns
Address to Data Hold Time1
tHAM
Full
IV
0.0
ns
Data Three-state Delay1
tZD
Full
V
12
ns
RDY (DTACK) to Data Delay1
tDD
Full
IV
0.0
ns
RD (DS) to RDY (DTACK) Delay
tDRDY2
Full
IV
9.0
15.0
ns
RD (DS) to RDY (DTACK) High Delay1
tACC
Full
IV
4 × tCLK
13 × tCLK
ns
1 Timing is guaranteed by design.
2 Specification pertains to control signals R/W, WR, DS, RD, and CS such that the minimum specification is valid after the last control signal has reached a valid logic level.
Table 6. Microprocessor Port, Mode MNM (MODE = 1)
Parameter
Symbol
Temp
Test Level
Min
Typ
Max
Unit
WRITE TIMING
DS (RD) to DTACK (RDY) Hold Time
tHDS
Full
IV
15.0
ns
R/W (WR) to DTACK (RDY) Hold Time
tHRW
Full
IV
15.0
ns
Address/Data to R/W (WR) Setup Time1
tSAM
Full
IV
0.0
ns
Address/Data to R/W (WR) Hold Time1
tHAM
Full
IV
0.0
ns
DS (RD) to DTACK (RDY) Delay2
tDDTACK
Full
V
16
ns
R/W (WR) to DTACK (RDY) Low Delay1
tACC
Full
IV
4 × tCLK
13 × tCLK
ns
READ TIMING
DS (RD) to DTACK (RDY) Hold Time
tHDS
Full
IV
15.0
ns
Address to DS (RD) Setup Time1
tSAM
Full
IV
0.0
ns
Address to Data Hold Time1
tHAM
Full
IV
0.0
ns
Data Three-State Delay
tZD
Full
V
13
ns
DTACK (RDY) to Data Delay1
tDD
Full
IV
0.0
ns
DS (RD) to DTACK (RDY) Delay2
tDDTACK
Full
V
16
ns
DS (RD) to DTACK (RDY) Low Delay1
tACC
Full
IV
4 × tCLK
13 × tCLK
ns
1 Timing is guaranteed by design.
2
DTACK is an open-drain device and must be pulled up with a 1 kΩ resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com