Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS42418 Arkusz danych(PDF) 36 Page - Cirrus Logic

Numer części CS42418
Szczegółowy opis  110 dB, 192kHz 8-Ch CODEC WITH PLL
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42418 Arkusz danych(HTML) 36 Page - Cirrus Logic

Back Button CS42418 Datasheet HTML 32Page - Cirrus Logic CS42418 Datasheet HTML 33Page - Cirrus Logic CS42418 Datasheet HTML 34Page - Cirrus Logic CS42418 Datasheet HTML 35Page - Cirrus Logic CS42418 Datasheet HTML 36Page - Cirrus Logic CS42418 Datasheet HTML 37Page - Cirrus Logic CS42418 Datasheet HTML 38Page - Cirrus Logic CS42418 Datasheet HTML 39Page - Cirrus Logic CS42418 Datasheet HTML 40Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 67 page
background image
CS42418
36
5.6
Misc Control (address 05h)
5.6.1
EXTERNAL ADC SCLK SELECT (EXT ADC SCLK)
Default = 0
Function:
This bit identifies the SCLK source for the external ADCs attached to the ADCIN1/2 ports when using
one line mode of operation.
0 - ADC_SCLK is used as external ADC SCLK.
1 - DAC_SCLK is used as external ADC SCLK.
5.6.2
RMCK HIGH IMPEDANCE (HIZ_RMCK)
Default = 0
Function:
This bit is used to create a high impedance output on RMCK when the clock signal is not required.
5.6.3
FREEZE CONTROLS (FREEZE)
Default = 0
Function:
This function will freeze the previous output of, and allow modifications to be made, to the Volume
Control (address 0Fh-16h), Channel Invert (address 17h) and Mixing Control Pair (address 18h-1Bh)
registers without the changes taking effect until the FREEZE is disabled. To make multiple changes
in these control port registers take effect simultaneously, enable the FREEZE bit, make all register
changes, then disable the FREEZE bit.
5.6.4
INTERPOLATION FILTER SELECT (FILT_SEL)
Default = 0
Function:
This feature allows the user to select whether the DAC interpolation filter has a fast or slow roll off.
For filter characteristics please See “D/A Digital Filter Characteristics” on page 56.
0 - Fast roll off.
1 - Slow roll off.
5.6.5
HIGH PASS FILTER FREEZE (HPF_FREEZE)
Default = 0
Function:
When this bit is set, the internal high-pass filter for the selected channel will be disabled.The current
DC offset value will be frozen and continue to be subtracted from the conversion result. See “A/D Dig-
ital Filter Characteristics” on page 52.
76543
210
Ext ADC SCLK
HiZ_RMCK
Reserved
FREEZE
FILT_SEL
HPF_FREEZE
DAC_SP
M/S
ADC_SP
M/S



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com