XRT83SL34 datasheet(2/80 Pages) EXAR

2 / 80 page

XRT83SL34

QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. P1.0.8

PRELIMINARY

FEATURES

• Fully integrated eight channel short-haul transceiv-

ers for E1,T1 or J1 applications

• Programable Transmit Pulse Shaper for E1,T1 or J1

short-haul interfaces

• Five fixed transmit pulse settings for T1 short-haul

applications plus a fully programmable waveform

generator for transmit output pulse shaping for both

T1 and E1 modes.

• Selectable receiver sensitivity from 0 to 36dB cable

loss

• Receive monitor mode handles 0 to 29dB resistive

attenuation along with 0 to 6dB of cable attenuation

for E1 and 0 to 3dB of cable attenuation for T1

modes

• Supports 75

Ω and 120Ω (E1), 100Ω (T1) and 110Ω

(J1) applications

• Internal and/or external impedance matching for

Ω, 100Ω, 110Ω and 120Ω

• Tri-State transmit output and receive input capabil-

ity for redundancy applications

• Provides High Impedance for Tx and Rx during

power off

• Transmit return loss meets or exceeds ETSI 300-

166 standard

• On-chip digital clock recovery circuit for high input

jitter tolerance

• Crystal-less digital jitter attenuator with 32-bit or 64-

bit FIFO selectable either in transmit or receive path

• On-chip frequency multiplier generates T1 or E1

Master clocks from variety of external clock sources

• High receiver interference immunity

• On-chip transmit short-circuit protection and limit-

ing, and driver fail monitor output (DMO)

• Receive loss of signal (RLOS) output

• On-chip HDB3/B8ZS/AMI encoder/decoder func-

tions

• QRSS pattern generator and detection for testing

and monitoring

• Error and Bipolar Violation Insertion and Detection

• Receiver Line Attenuation Indication Output in 1dB

steps

• Network Loop-Code Detection for automatic Loop-

Back Activation/Deactivation

• Transmit All Ones (TAOS) and In-Band Network

Loop Up and Down code generators

• Supports Local Analog, Remote, Digital and Dual

Loop-Back Modes

• Meets or exceeds T1 and E1 short-haul network

access specifications in ITU G.703, G.775, G.736

FIGURE 2. BLOCK DIAGRAM OF THE XRT83SL34 T1/E1/J1 LIU (HARDWARE MODE)

One of four Ch annels, C HAN NEL_n - (n=0 : 3)

HW /HO ST

GAUG E

JAS EL1

JAS EL0

RXT S EL

TXTS EL

T ERSELR

XRE S0

RXRE S1

IC T

MC LKE1

MCLKT1

CLKSE L[2:0]

T POS_n/TDA TA_n

TNEG _n/C OD ES_n

TC LK_n

RC LK_n

R NEG _n/LC V_n

RPO S_n/RDA TA_n

RLO S_n

RTIP_n

RRIN G_n

MAST ER CL OC K SYNT H ESIZER

QRSS

PAT T ERN

GENE RAT OR

DMO_n

TTIP_n

TRING_n

TXON_n

HDB3 /

B8Z S

EN CO DER

TX/RX JITT ER

AT T EN UAT OR

TIMING

CO NT R OL

TX FILTER

& PUL SE

SHAPER

LINE

D RIVER

LO CAL

AN AL OG

L OO PBACK

REMOT E

LO O PBACK

DIGIT AL

LOOPBACK

HDB3 /

B8Z S

D ECO DER

TX/RX JITT ER

AT T EN UAT OR

TIMIN G &

DAT A

REC OVER Y

PEAK

DET E CT O R

& SL ICER

QR SS

DET ECT O R

NET W O RK

LO OP

DET ECT O R

EQ UALIZ ER

CO NT R OL

AIS

DET ECT O R

LO S

DET EC T OR

LBO [3:0]

L OO PBACK

ENAB LE

NL CD ENABL E

QR SS ENAB LE

HARW AR E C ON T RO L

T EST

RESE T

TRA T IO

SR/DR

EQ C[4:0]

TCLK E

RCLK E

RXMUT E

AT AO S

DR IVE

MO NIT O R

DF M

MCLKO UT

TAOS_n

LO OP 1_n

LO OP 0_n

XRT83SL34 Arkusz danych(PDF) 2 Page - Exar Corporation

XRT83SL34 Arkusz danych(HTML) 2 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Arkusz danych Pobierz

Link URL