AT25QL321 datasheet(11/79 Pages) DIALOG

11 / 79 page

AT25QL321

DS-25QL321–131C–5/2017

Status Register

The Read Status Register instruction can be used to provide status on the availability of the Flash memory array, if the device

is write enabled or disabled the state of write protection and the Quad SPI setting. The Write Status Register instruction can be

used to configure the devices writes protection features and Quad SPI setting. Write access to the Status Register is controlled

by in some cases of the WP pin.

6.1

Busy

BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Erase,

Write Status Register or Write Security Register instruction. During this time the device will ignore further instruction except for

the Read Status Register and Erase / Program Suspend instruction (see tW, tPP, tSE, tBE1, tBE2 and tCE in AC

Characteristics). When the Program, Erase, Write Status Register or Write Security Register instruction has completed, the

BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.

6.2

Write Enable Latch (WEL)

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to a 1 after executing a Write Enable instruction.

The WEL status bit is cleared to a 0 when device is write disabled. A write disable state occurs upon power-up or after any of

the following instructions: Write Disable, Page Program, Erase and Write Status Register.

6.3

Status Register Protect (SRP1, SRP0)

The Status Register Protect bits (SRP1 and SRP0) are non‐volatile read/write bits in the status register (S8 and S7). The

SRP bits control the method of write protection: software protection, hardware protection, power supply lock‐down or one time

programmable (OTP) protection.

Table 6-1.

Status Register-1

SRP0

(R)

WEL

BUSY

Status

Protect 0

(Non-

Volatile)

Reserved

Write

Enable

Latch

Erase or

Write in

Progress

Table 6-2.

Status Register-2

S15

S14

S13

S12

S11

S10

SUS

(R)

SRP1

Suspend

Status

Reserved

Quad Enable

(Non- Volatile)

Protect 1

(Non- Volatile)

AT25QL321 Arkusz danych(PDF) 11 Page - Dialog Semiconductor

AT25QL321 Arkusz danych(HTML) 11 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Arkusz danych Pobierz

Link URL