| Zakładka z wyszukiwarką danych komponentów |
|
NBP8 Arkusz danych(PDF) 7 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
NBP8 Arkusz danych(HTML) 7 Page - NXP Semiconductors |
|
7 / 58 page ![]() NXP Semiconductors NBP8 Battery pressure monitor sensor 6 Functional description 6.1 Communication between the NBP8 and external host An example block diagram of NBP8 with an external host is shown in Figure 4: aaa-037665 Power Supply NBP8 Sensor External host PTB1 - output PTA0 - input output PS ENABLE CS_B/WAKE-UP PTA1 - input output SCLK PTA2 - output input SICO PTA3 - input output SOCI PTB0 - output input READY/INT Figure 4. Connections between the NBP8 and external host Pin Description Remarks PS ENABLE (PTB1) Power supply enable. When enabled, the NBP8 asserts the PS ENABLE pin before generating a pulse on the INT pin. CS_B/WAKE UP (PTA0) • When SPI is enabled: Client Select active low • When SPI is disabled: WAKE-UP / low state triggers an interrupt on NBP8 side (no edge required) When SPI is disabled, the WAKE-UP signal can be used for the external host to request SPI communication with the NBP8, to read memory and change settings, or trigger a self-test, firmware verification, software reset, or clear flags and user FIFO. When SPI is enabled, Client Select when active low, ready for SCLK clock and data SCLK (PTA1) SPI clock SPI clock from external host SICO (PTA2) SPI SICO Server-In-Client-Out data SOCI (PTA3) SPI SOCI Server-Out-Client-In data READY / INT (PTB0) • READY signal: following a WAKE- UP event, the NBP8 indicates to the external host it is ready for the SPI transfers by asserting the pin. • INT signal: the NBP8 notifies the external host that an event requiring attention occurred by generating a pulse on the pin. The external host should enable a pull up/down to maintain the pin in idle state as long as the NBP8 does not assert it. Note: When the NBP8 is in sleep mode, the CS_B/WAKEUP pin is configured as input with pull-up enabled. All other pins are in high impedance state, which means that the NBP8 does not maintain their levels. Specifically, the level of the PS ENABLE pin is not maintained by the NBP8 in sleep, so when this signal is used, its idle level must be maintained by an external circuit. Note: If the external host will be switched off, the CS_B/WAKE UP signal must be isolated to prevent inadvertent assertion; a fixed low level at the NBP8 CS_B/WAKE UP input will cause the sensor to remain waiting for the SPI SCLK, and not collect new pressure measurements. Table 4. Connection pins description NBP8 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved. Product data sheet Rev. 2.4 — 11 March 2022 7 / 58 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |