Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

SMM665B Arkusz danych(PDF) 10 Page - Summit Microelectronics, Inc.

Numer części SMM665B
Szczegółowy opis  Six-Channel Active DC Output Controller, Monitor, Marginer and Sequencer
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  SUMMIT [Summit Microelectronics, Inc.]
Strona internetowa  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

SMM665B Arkusz danych(HTML) 10 Page - Summit Microelectronics, Inc.

Back Button SMM665B Datasheet HTML 6Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 7Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 8Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 9Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 10Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 11Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 12Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 13Page - Summit Microelectronics, Inc. SMM665B Datasheet HTML 14Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 30 page
background image
SMM665B
Preliminary Information
Summit Microelectronics, Inc
2089 1.1 10/20/04
10
AC OPERATING CHARACTERISTICS
Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND. See
Figure 5 and 6 Timing diagrams.
Symbol
Description
Conditions
Min
Typ
Max
Unit
tDPON = 0.64ms
tDPON = 12.5ms
tDPON = 25ms
tDPON
Programmable Power-on delay from
VMX out-of-fault to PUPY active
tDPON = 50ms
-15
tDPON
+15
%
tDPOFF = 0.64ms
tDPOFF = 12.5ms
tDPOFF = 25ms
tDPOFF
Programmable Power-off delay from
VMX off to PUPY inactive
tDPOFF = 50ms
-15
tDPOFF
+15
%
tPRTO = 0.64ms
tPRTO = 25ms
tPRTO = 100ms
tPRTO
Programmable Reset Time-Out
Period
tPRTO = 200ms
-15
tPRTO
+15
%
tSTT = OFF
tSTT = 100ms
tSTT = 200ms
tSTT
Programmable Sequence
Termination Timer
tSTT = 400ms
-15
tSTT
+15
%
tADC
10-bit ADC sampling period
Time for ADC conversion
of all 11 channels
2
ms
tDC_CONTROL Active DC Control sampling period
Update period for Active
DC Control of channels
A – F
1.7
ms
Slow Margin, + 10%
change in voltage with
0.1% ripple
TRIM_CAP=1
µF
850
ms
TMARGIN
Margin Time from Nominal
Fast Margin, + 10%
change in voltage with
0.1% ripple
TRIM_CAP=1
µF
85
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com