R5F51406BDFK30 datasheet(95/118 Pages) RENESAS

95 / 118 page

R01DS0379EJ0110 Rev.1.10

Page 95 of 118

Apr 20, 2022

RX140 Group

2. Electrical Characteristics

2.10

CTSU Characteristics

2.11

Power-On Reset Circuit and Voltage Detection Circuit Characteristics

Note:

These characteristics apply when noise is not superimposed on the power supply. When a setting is made so that the voltage

detection level overlaps with that of the voltage detection circuit (LVD2), it cannot be specified which of LVD1 and LVD2 is used

for voltage detection.

Table 2.68

CTSU Characteristics

Conditions: 1.8 V

≤ VCC ≤ 5.5 V, 1.8 V ≤ AVCC0 ≤ 5.5 V, VSS = AVSS0 = 0 V, T

a = –40 to +105°C

Item

Symbol

Min.

Typ.

Max.

Unit

Test Conditions

External capacitance connected to TSCAP pin

Ctscap

910

Permissible output

high/low current

P12 to P17, P20, P21, P26, P27,

P30 to P32, P34, P35, P54, P55,

PB1 to PB7, PC2 to PC7,

PH0 to PH3

ΣI

OH |

ΣI

—

When VXSEL = 0

PA0, PA1, PA3, PA4, PA6, PB0,

PE0 to PE5

—

[Products with 64

Kbytes of flash

memory or less]

When VXSEL = 0

PA0 to PA6, PB0, PD0 to PD2,

PE0 to PE5

—

[Products with at

least 128 Kbytes

of flash memory]

When VXSEL = 0

Table 2.69

Power-On Reset Circuit and Voltage Detection Circuit Characteristics (1)

Conditions: 1.8 V

≤ VCC ≤ 5.5 V, 1.8 V ≤ AVCC0 ≤ 5.5 V, VSS = AVSS0 = 0 V, T

a = –40 to +105°C

Item

Symbol

Min.

Typ.

Max.

Unit

Test Conditions

Voltage detection

level

Power-on reset (POR)

VPOR

1.35

1.50

1.65

Figure 2.58, Figure 2.59

Voltage detection circuit

(LVD0)*1

Vdet0_0

3.67

3.85

3.97

Figure 2.60

At falling edge VCC

Vdet0_1

2.70

2.85

3.00

Vdet0_2

2.37

2.53

2.67

Vdet0_3

1.80

1.90

1.99

Voltage detection circuit

(LVD1)*2

Vdet1_0

4.12

4.29

4.42

Figure 2.61

At falling edge VCC

Vdet1_1

3.98

4.16

4.28

Vdet1_2

3.86

4.03

4.16

Vdet1_3

3.68

3.86

3.98

Vdet1_4

2.99

3.10

3.29

Vdet1_5

2.89

3.00

3.19

Vdet1_6

2.79

2.90

3.09

Vdet1_7

2.68

2.80

2.98

Vdet1_8

2.57

2.68

2.87

Vdet1_9

2.47

2.59

2.67

Vdet1_A

2.37

2.48

2.57

Vdet1_B

2.10

2.20

2.30

Vdet1_C

1.86

1.96

2.06

Vdet1_D

1.80

1.86

1.96

Voltage detection

level

Voltage detection circuit

(LVD2)*3

Vdet2_0*4

4.08

4.32

4.48

Figure 2.62

At falling edge VCC

Vdet2_1

3.95

4.17

4.35

Vdet2_2

3.82

4.03

4.22

Vdet2_3

3.62

3.84

4.02

R5F51406BDFK30 Arkusz danych(PDF) 95 Page - Renesas Technology Corp

R5F51406BDFK30 Arkusz danych(HTML) 95 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL